Method And System For A Power Reduction Scheme For Ethernet PHYS
Abstract
Aspects of a method and system for a power reduction scheme for Ethernet PHYs are provided. An Ethernet PHY in a link partner may disable transmission via a transmit DAC integrated during an inactive connection, 10Base-T autonegotiation operation, and/or active 10Base-T connection with no data packet transmission. The DAC may be a voltage mode or current mode DAC. The PHY or a MAC device may determine when to disable transmission via the DAC. In this regard, the PHY or the MAC device may generate appropriate signals for disabling the transmission. The DAC may be enabled for transmission by the PHY or the MAC device when a connection becomes active or when an active 10Base-T connection is ready to transmit data. Moreover, the PHY may enable transmission via the DAC when operating in a forced 10Base-T mode of operation and the connection to the link partner is active.
Claims
exact text as granted — not AI-modified1 - 35 . (canceled)
36 . A method of disabling transmission of signals by an Ethernet PHY, the method comprising:
disabling a transmit digital-to-analog converter (DAC) integrated within said Ethernet PHY during one or more of the following modes of operation: inactive connection mode, 10Base-T autonegotiation mode, and active 10Base-T connection with no data packet transmission mode; and enabling a passive impedance termination block across an output line of said DAC.
37 . The method of claim 36 , wherein said transmit DAC is one of a transmit voltage mode DAC (VDAC) and a transmit current mode DAC (IDAC).
38 . The method of claim 36 , comprising determining in a MAC device when to enable said disabling of said transmission for said Ethernet PHY.
39 . The method of claim 38 , comprising generating at least one signal within said MAC device to enable said disabling of said transmission for said Ethernet PHY.
40 . The method of claim 36 , comprising determining in said Ethernet PHY when to enable said disabling of said transmission for said Ethernet PHY.
41 . The method of claim 40 , comprising generating at least one signal within said Ethernet PHY to enable said disabling of said transmission for said Ethernet PHY.
42 . The method of claim 40 , comprising enabling transmission for said Ethernet PHY when said Ethernet PHY is operating in a forced 10Base-T mode of operation and a connection to a link partner is active.
43 . The method of claim 36 , comprising enabling transmission for said Ethernet PHY when data packets are available for transmission via an active 10Base-T connection.
44 . The method of claim 36 , wherein said enabling said passive impedance termination block provides a substantially zero voltage differential across said output line of said DAC.
45 . The method of claim 36 , wherein said enabling said passive impedance termination block is performed via one or more transistors within said passive impedance termination block.
46 . A system comprising:
an Ethernet PHY in a link partner, said link partner configured to disable transmission of signals by said Ethernet PHY by:
disabling a transmit digital-to-analog converter (DAC) integrated within said Ethernet PHY during one or more of the following modes of operation: inactive connection mode, 10Base-T autonegotiation mode, and active 10Base-T connection with no data packet transmission mode; and
enabling a passive termination block across an output line of said DAC.
47 . The system of claim 46 , wherein said transmit DAC is one of a transmit voltage mode DAC (VDAC) and a transmit current mode DAC (IDAC).
48 . The system of claim 46 , wherein said link partner comprises a MAC device that enables determining when to enable said disabling of said transmission for said Ethernet PHY.
49 . The system of claim 48 , wherein said MAC device enables generation of at least one signal to enable said disabling of said transmission for said Ethernet PHY.
50 . The system of claim 46 , wherein said Ethernet PHY enables determining when to enable said disabling of said transmission for said Ethernet PHY.
51 . The system of claim 50 , wherein said Ethernet PHY enables generation of at least one signal to enable said disabling of said transmission for said Ethernet PHY.
52 . The system of claim 50 , wherein said Ethernet PHY enables transmission for said Ethernet PHY when said Ethernet PHY is operating in a forced 10Base-T mode of operation and a connection to a link partner is active.
53 . The system of claim 46 , wherein said Ethernet PHY enables transmission for said Ethernet PHY when data packets are available for transmission via an active 10Base-T connection.
54 . The system of claim 46 , wherein said enabling said passive impedance termination block provides a substantially zero voltage differential across said output line of said DAC.
55 . The system of claim 46 , wherein said enabling said passive impedance termination block is performed via one or more transistors within said passive impedance termination block.Join the waitlist — get patent alerts
Track US2013182717A1 — get alerts on status changes and closely related new filings.
We store only your email — no account needed. See our privacy policy.