US2013212320A1PendingUtilityA1

Non-volatile memory controller processing new request before completing current operation, system including same, and method

Assignee: LEE CHANGE-HEEPriority: Apr 15, 2009Filed: Mar 14, 2013Published: Aug 15, 2013
Est. expiryApr 15, 2029(~2.7 yrs left)· nominal 20-yr term from priority
G06F 12/0246G06F 3/0688G06F 13/24G06F 3/061G11C 16/102G11C 2216/20G06F 2212/7207G06F 3/065
49
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

A non-volatile memory controller, system and method capable of processing a next request as an interrupt before completing a current operation are disclosed. The non-volatile memory system includes a first memory storing meta data loaded from a flash memory; a second memory storing the meta data copied from the first memory; and a flash memory controller copying the meta data from the first memory to the second memory, changing the meta data in the second memory, and then re-copying the changed meta data from the second memory to the first memory during a first-type operation that requires changes in the meta data.

Claims

exact text as granted — not AI-modified
1 - 16 . (canceled) 
     
     
         17 . A non-volatile memory system comprising:
 a first memory configured to store meta data from a non-volatile memory;   a second memory configured to store meta data from the first memory; and   a memory controller configured to, in response to a received first request, load meta data from the first memory into the second memory, change the meta data loaded into the second memory, load the changed meta data into the first memory; and   wherein the meta data includes at least one of address information, erase count information, memory block information, non-volatile memory state information, and non-volatile memory management information.   
     
     
         18 . The non-volatile memory system of  claim 17 , wherein the first memory is dynamic random access memory (DRAM) and the second memory is static random access memory (SRAM). 
     
     
         19 . The non-volatile memory system of  claim 18 , wherein the non-volatile memory is a flash memory. 
     
     
         20 . The non-volatile memory system of  claim 17 , wherein the address information includes data defining an address mapping table. 
     
     
         21 . The non-volatile memory system of  claim 17 , wherein the memory controller is further configured to copy meta data from the first memory to the second memory. 
     
     
         22 . The non-volatile memory system of  claim 17 , wherein the received first request is a request for a first-type operation requiring change to the meta data. 
     
     
         23 . The non-volatile memory system of  claim 17 , wherein the memory controller is further configured to load the meta data from the non-volatile memory into the first memory at power-up of the memory system, and to store the meta data in the first memory in the non-volatile memory when the memory system is powered off. 
     
     
         24 . The non-volatile memory system of  claim 17 , wherein the memory controller is further configured to,
 interrupt a first operation at the memory controller in response to a received second request,   process the received second request, and   resume the first operation.   
     
     
         25 . The non-volatile memory system of  claim 24 , wherein the second request is received from a host. 
     
     
         26 . The non-volatile memory system of  claim 24 , wherein the memory controller is configured to interrupt the first operation in response to the received second request if the second request requests interruption of the first operation at the memory controller. 
     
     
         27 . The non-volatile memory system of  claim 26 , wherein the memory controller is configured to interrupt the first operation in response to the received second request if the second request requires interruption of the first operation at the memory controller. 
     
     
         28 . The non-volatile memory system of  claim 27 , wherein the second request requires interruption of the first operation if the second request is a read request and the first operation is one of an internal operation and a write operation. 
     
     
         29 . The non-volatile memory system of  claim 28 , wherein the internal operation includes at least one of a merge and a wear-leveling operation. 
     
     
         30 . A non-volatile memory system comprising:
 a first memory configured to store meta data from a non-volatile memory;   a second memory configured to store meta data from the first memory; and   a memory controller configured to, in response to a received request, load at a least a portion of the meta data from the first memory into the second memory, change at least a portion of the loaded meta data, and load at least the changed portion of meta data from the second memory into the first memory.   
     
     
         31 . The non-volatile memory system of  claim 30 , wherein the first memory is dynamic random access memory (DRAM) and the second memory is static random access memory (SRAM) and the non-volatile memory is a flash memory. 
     
     
         32 . The non-volatile memory system of  claim 31 , wherein the non-volatile memory further comprises:
 at least one memory bank including at least a portion of the plurality of non-volatile memory chips; and   a plurality of channels connected to the plurality of non-volatile memory chips.   
     
     
         33 . The non-volatile memory system of  claim 32 , wherein the memory controller is further configured to load the changed portion of meta data from the second memory into the first memory after completion of changes to the portion of meta data. 
     
     
         34 . A non-volatile memory system comprising:
 a first plurality of non-volatile memory chips, each of the first plurality of non-volatile memory chips being configured to store a first type of data and a second type of data, the first type of data including meta data; and   a plurality of channels, each of the plurality of channels being connected to at least one non-volatile memory chip among the first plurality of non-volatile memory chip;   a first memory configured to store meta data from a non-volatile memory;   a second memory configured to store meta data from the first memory;   a memory controller configured to, in response to a received first request, load meta data from the first memory into the second memory, change the meta data loaded into the second memory, load the changed meta data into the first memory; and   wherein the meta data includes at least one of address information, erase count information, memory block information, non-volatile memory state information, and non-volatile memory management information.   
     
     
         35 . The non-volatile memory of  claim 34 , wherein each of the plurality of non-volatile memory chips comprises:
 a meta data block configured to store the first type of data; and   a data block configured to store the second type of data, the second type of data including non meta data.   
     
     
         36 . The non-volatile memory of  claim 35 , wherein the non-volatile memory chips are flash memory chips.

Join the waitlist — get patent alerts

Track US2013212320A1 — get alerts on status changes and closely related new filings.

We store only your email — no account needed. See our privacy policy.