US2013259109A1PendingUtilityA1
Channel estimation based on noise power
Est. expiryMar 30, 2032(~5.7 yrs left)· nominal 20-yr term from priority
H04L 25/03038H04L 27/2647G01C 21/26H03H 7/40H01Q 1/243
53
PatentIndex Score
0
Cited by
0
References
0
Claims
Abstract
Disclosed are various embodiments providing processor configured to determine a received signal strength indication (RSSI) value for each of the plurality of channel taps. The processing circuitry identifies a maximum RSSI value among the RSSI values and may adjust a variable threshold range according to the maximum RSSI value. The RSSI value for each channel tap may be scaled according to a corresponding per tap noise power.
Claims
exact text as granted — not AI-modifiedTherefore, at least the following is claimed:
1 . A method for a processing circuit comprising:
generating a set of symbols for a channel tap among a plurality of channel taps based at least upon a multipath signal; generating a signal power estimation based at least upon a filtering of the set of symbols by a channel estimation filter; generating a received signal strength indication (RSSI) signal based at least upon the signal power estimation; determining a noise power estimation for the channel tap based at least upon a portion of the set of symbols; and scaling the RSSI signal based at least upon the noise power estimation to generate a scaled RSSI signal.
2 . The method of claim 1 , further comprising setting the channel tap to a lock status based at least upon the scaled RSSI signal and a predetermined threshold range.
3 . The method of claim 2 , wherein the predetermine threshold range is variable.
4 . The method of claim 3 , wherein the predetermine threshold range is adjusted according to a maximum RSSI signal among the plurality of channel taps.
5 . The method of claim 3 , wherein the predetermine threshold range is adjusted according to a maximum scaled RSSI signal among the plurality of channel taps.
6 . The method of claim 1 , wherein determining the noise power estimation comprises subtracting a pair of consecutive symbols of the set of symbols.
7 . A system for signal processing, comprising:
a channel tap configured to obtain at least a portion of a multi-channel signal for generating a corresponding tap output; a received signal strength indication (RSSI) filter configured to generate an RSSI signal based at least upon a signal power estimation of the tap output; and a lock detector configured to set the channel tap to a lock status based at least upon the RSSI signal and a predetermined threshold amount.
8 . The system of claim 7 , further comprising a channel estimation filter configured to generate a channel estimation signal based at least upon the tap output.
9 . The system of claim 8 , wherein the channel estimation filter comprises a one-pole infinite impulse response filter.
10 . The system of claim 8 , further comprising a power estimator configured to generate the signal power estimation based at least upon the channel estimation signal.
11 . The system of claim 7 , wherein the channel tap is one of a plurality of channel taps.
12 . The system of claim 11 , wherein the predetermined threshold amount is configured to be adjusted according to respective signal powers corresponding to each of the plurality of channel taps.
13 . The system of claim 11 , wherein the predetermined threshold amount comprises an upper threshold and a lower threshold, wherein the upper threshold and lower threshold are configured to be adjusted.
14 . The system of claim 13 , wherein the upper threshold and lower threshold are configured to be adjusted according to a maximum RSSI signal, the maximum RSSI signal being determined among the plurality of channel taps.
15 . The system of claim 7 , wherein the RSSI filter is further configured to round a value expressed in the RSSI signal according to a predetermined number of digits.
16 . A system comprising:
processing circuitry configured to:
determine received signal strength indication (RSSI) value for each of the plurality of channel taps;
identify a maximum RSSI value among the RSSI values; and
adjust a variable threshold range according to the maximum RSSI value.
17 . The system of claim 16 , wherein the processing circuitry is further configured to modify a lock status associated with a channel tap in response to the corresponding RSSI value of the channel tap being outside the variable threshold range.
18 . The system of claim 16 , wherein the processing circuitry is further configured to hold a lock status associated with a channel tap in response to the corresponding RSSI value of the channel tap being within the variable threshold range.
19 . The system of claim 16 , wherein the processing circuitry is further configured to determine a respective noise power value for each of the plurality of channel taps.
20 . The system of claim 19 , wherein the processor is further configured to scale the RSSI filter signal on a per-slot basis.Cited by (0)
No later patents cite this yet.
References (0)
No backward citations on record.