US2013299680A1PendingUtilityA1

Sensor pixels, arrays and array systems and methods therefor

59
Assignee: NATHAN AROKIAPriority: Mar 5, 2007Filed: Jul 15, 2013Published: Nov 14, 2013
Est. expiryMar 5, 2027(~0.6 yrs left)· nominal 20-yr term from priority
H04N 25/60H04N 25/78H10D 1/66H10F 39/8037H10F 39/803G01D 5/24H04N 25/76G01J 1/46H04N 5/378
59
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

One sensor pixel includes amplifying transistor, coupled between first bias line and data line; switch transistor, operated by control line and coupled between data line and gate of amplifying transistor; storage capacitor, coupled to second bias line; and sensor being coupled to gate of amplifying transistor. Another sensor pixel includes first amplifying transistor coupled between first bias line and data line; second amplifying transistor being coupled between second bias line and data line; switch transistor being operated by control line and being coupled between data line and gates of first and second amplifying transistors; storage capacitor coupled to gates of first and second amplifying transistors; and sensor coupled to gates of first and second amplifying transistors, Further sensor pixel includes two photo transistors connected to first and second bias lines. Trap-assisted absorption, variable capacitor described for sensor pixels, and also biasing to reduce flicker and aging, and to compensate for aging, described for sensor pixels.

Claims

exact text as granted — not AI-modified
1 . (canceled) 
     
     
         2 . A sensor pixel, comprising:
 an amplifying transistor having a first terminal, a second terminal and a gate terminal, the first terminal of the amplifying transistor being coupled to a first bias line;   a switch transistor having a first terminal, a second terminal and a gate terminal, the gate terminal of the switch transistor being operated by a control line;   a storage capacitor having a first terminal and a second terminal, the first terminal of the storage capacitor being coupled to a second bias line; and   a sensor,   the second terminal of the amplifying transistor and the first terminal of the switch transistor being coupled to at least one data line, and   the sensor, the second terminal of the storage capacitor, the second terminal of the switch transistor being coupled to the gate terminal of the amplifying transistor.   
     
     
         3 . The sensor pixel as claimed in  claim 2 , wherein the at least one data line comprises:
 a first data line coupled to the second terminal of the amplifying transistor; and   a second data line coupled to the first terminal of the switch transistor.   
     
     
         4 . The sensor pixel as claimed in  claim 2 , wherein each of the first and second bias lines and the data line is used at a predetermined timing to bias the pixel. 
     
     
         5 . The sensor pixel as claimed in  claim 2 , wherein the storage capacitor is a variable capacitor. 
     
     
         6 . The sensor pixel as claimed in  claim 2 , wherein the sensor is a variable capacitor. 
     
     
         7 . A method for a sensor pixel having a sensor, a switch transistor, a first transistor, a second transistor, and a storage capacitor, each of the transistors having a first terminal, a second terminal and a gate terminal, the method comprising the steps of:
 at a first cycle, charging the storage capacitor;   at a second cycle, integrating a sensor signal from the sensor by the storage capacitor; and   at a third cycle, reading sensed data from the first transistor and the second transistor, including alternately biasing the first terminals of the first transistor and the second transistor.   
     
     
         8 . The method as claimed in  claim 7  wherein the step of reading comprises:
 sensing the second terminals of the first transistor and the second transistor. 
 
     
     
         9 . The method as claimed in  claim 7  wherein the step of reading comprises:
 sensing the first terminal of the switch transistor and the second terminals of the first transistor and the second transistor, the sensor, the storage capacitor and the gate terminals of the first transistor and the second transistor being connected to the second terminal of the switch transistor. 
 
     
     
         10 . The method as claimed in  claim 7 , wherein the storage capacitor is a variable capacitor. 
     
     
         11 . The method as claimed in  claim 7 , wherein the sensor is a variable capacitor. 
     
     
         12 . A sensor pixel comprising:
 a sensor, at least one transistor to amplify output from the sensor, and a storage capacitor to store charge based on amplified output from the transistor, wherein the storage capacitor is a variable capacitor.   
     
     
         13 . The sensor pixel as claimed in  claim 12 , wherein the variable capacitor is a metal-insulator-semiconductor having a bias line such that the bias condition of the capacitor may be changed to adjust the capacitance of the capacitor. 
     
     
         14 . The sensor pixel as claimed in  claim 12 , wherein the variable capacitor is the sensor of the sensor pixel.

Cited by (0)

No later patents cite this yet.

References (0)

No backward citations on record.