US2014032824A1PendingUtilityA1

Memory Controller, Memory System Including the Same, and Method for Operating the Same

52
Assignee: PARK KITAEPriority: May 18, 2009Filed: Sep 30, 2013Published: Jan 30, 2014
Est. expiryMay 18, 2029(~2.9 yrs left)· nominal 20-yr term from priority
Inventors:Kitae Park
G06F 2212/1032G06F 12/0246
52
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

A memory controller includes a first interface unit, a processor, a randomization unit, a state conversion unit, and a second interface unit. The first interface unit exchanges data with an external device, and the processor determines whether to randomize or state-convert the received data. The randomization unit randomizes data received through the first interface unit in response to the processor and generates randomization information in response to the randomization operation. The state conversion unit state-converts data received through the first interface unit in response to the processor and generates conversion information in response to the state conversion operation. The second interface unit receives the randomized data and the randomization information from the randomization unit, receives the state-converted data and the conversion information from the state conversion unit, and exchanges at least one of the randomized data, the randomization information, the state-converted data and the conversion information with a memory.

Claims

exact text as granted — not AI-modified
What is claimed is: 
     
         1 . A memory controller comprising:
 a first interface unit configured to exchange data with an external device;   a processor configured to determine, in response to data received through the first interface unit, whether to randomize or state-convert the received data to generate randomized data or state-converted data in response to a comparison of a size of the received data with a size of one page of a flash memory; and   a second interface unit configured to receive the randomized data or the state-converted data from the processor and to store the randomized data or the state-converted data in the flash memory.   
     
     
         2 . A method of operating a memory controller including a first interface unit configured to exchange data with an external device and a second interface unit configured to exchange data with a flash memory, the method comprising:
 determining, in response to data received through the first interface unit, whether to randomize or state-convert the received data to generate randomized data or state-converted data in response to a comparison of a size of the received data with a size of one page of a flash memory; and   storing the randomized data or the state-converted data in the flash memory.

Cited by (0)

No later patents cite this yet.

References (0)

No backward citations on record.