US2014201310A1PendingUtilityA1
Network Overlay System and Method Using Offload Processors
Est. expiryJan 17, 2033(~6.5 yrs left)· nominal 20-yr term from priority
H04L 49/90H04L 2101/686H04L 67/10H04L 67/1097Y02D10/00H04L 47/2441G06F 13/362G06F 9/3877G06F 12/1081G06F 15/17337G06F 13/1652G06F 15/161G06F 13/16H04L 47/6295G06F 13/4068H04L 47/193H04L 47/624G06F 12/0875H04L 47/56G06F 9/461G06F 13/285G06F 12/0815G06F 12/1027G06F 13/4022H04L 49/40H04L 61/2592G06F 2212/1024H04L 61/103G06F 9/4843H04L 67/2842
61
PatentIndex Score
0
Cited by
0
References
0
Claims
Abstract
A memory bus connected module for providing network overlay services is disclosed. The module comprising can include a memory bus connection, multiple offload processors coupled to the memory bus connection, each offload processor configured to convert incoming packets having a first network protocol to outgoing packets having a second network protocol, and control logic connected to the multiple offload processors for determining order of packet conversion by respective task execution of the multiple offload processors.
Claims
exact text as granted — not AI-modifiedWhat is claimed is:
1 . A memory bus connected module for providing network overlay services, the module comprising:
a memory bus connection, multiple offload processors coupled to the memory bus connection, each offload processor configured to convert incoming packets having a first network protocol to outgoing packets having a second network protocol, and control logic connected to the multiple offload processors for determining order of packet conversion by respective task execution of the multiple offload processors.
2 . The module of claim 1 , further comprising:
local memory connected to a memory controller and accessible by the multiple offload processors, and an arbiter for preventing local memory access conflicts.
3 . The module of claim 1 , wherein the control logic includes a scheduler that is updated as packets having the first network protocol are received.
4 . The module of claim 1 , wherein the module further comprises a switch controller for determining context switching of the multiple general purpose offload processors.
5 . The module of claim 1 , wherein the memory bus connection is compatible with a memory bus socket.
6 . The module of claim 1 , wherein the memory bus connection is compatible with a dual in line memory module (DIMM) socket.
7 . A method for providing network overlay services using a memory bus connected module, comprising the steps of:
providing a data path for network data to the module through a memory bus connection, converting incoming packets from the network connection having a first network protocol to outgoing packets having a second network protocol using multiple offload processors connected to the memory bus connection, and determining an order of network packet conversion by respective task execution of the multiple offload processors using control logic connected to the multiple offload processors.
8 . The method of claim 7 , further comprising:
connecting local memory to a memory controller, with the local memory being accessible by the multiple offload processors, and using an arbiter to prevent local memory access conflicts.
9 . The method of claim 7 , further comprising the step of updating a process execution schedule of the multiple offload processors as the packets having the first network protocol are received.
10 . The method of claim 7 , further comprising the step of determining context switch events for the multiple general purpose offload processors.
11 . The method of claim 7 , wherein the data path includes a memory bus socket.
12 . The method of claim 7 , wherein the data path includes a dual in line memory module (DIMM) compatible socket.Cited by (0)
No later patents cite this yet.
References (0)
No backward citations on record.