US2014252564A1PendingUtilityA1

Process for Structuring Silicon

52
Assignee: BANDGAP ENG INCPriority: Oct 9, 2008Filed: May 23, 2014Published: Sep 11, 2014
Est. expiryOct 9, 2028(~2.2 yrs left)· nominal 20-yr term from priority
H10P 50/642H10D 62/57B81C 1/00619Y10T428/2462Y10T428/24479H01L 29/34
52
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

A process for etching a silicon-containing substrate to form structures is provided. In the process, a metal is deposited and patterned onto a silicon-containing substrate (commonly one with a resistivity above 1-10 ohm-cm) in such a way that the metal is present and touches silicon where etching is desired and is blocked from touching silicon or not present elsewhere. The metallized substrate is submerged into an etchant aqueous solution comprising about 4 to about 49 weight percent HF and an oxidizing agent such as about 0.5 to about 30 weight percent H 2 O 2 , thus producing a metallized substrate with one or more trenches. A second silicon etch is optionally employed to remove nanowires inside the one or more trenches.

Claims

exact text as granted — not AI-modified
1 . A silicon substrate having an etched pattern which comprises features that have an aspect ratio larger than about 80:1, smooth sidewalls without a zigzag pattern, and features arranged along more than one crystallographic direction. 
     
     
         2 . A substrate as described in  claim 1 , wherein a bottom of the etched pattern is coated with silver metal. 
     
     
         3 . A substrate as described in  claim 1 , wherein the minimum dimension of the features in the etched pattern is greater than about 100 nm. 
     
     
         4 . A substrate as described in  claim 1 , wherein the minimum dimension of the features in the etched pattern is less than about 100 nm. 
     
     
         5 . A substrate as described in  claim 4 , wherein either a width or a length of the etched pattern is below the coherence length of electrons or holes in silicon. 
     
     
         6 . A substrate as described in  claim 4 , wherein either a width or a length of the etched pattern is below the de Broglie wavelength of electrons or holes in silicon.

Cited by (0)

No later patents cite this yet.

References (0)

No backward citations on record.