Packet protocol processing with precision timing protocol support
Abstract
Device and methods determine timing parameters and associated timing actions from timing messages in communication packets. The timing messages may be encapsulated with plurality of communication protocols. An example timing message may be an IEEE 1588 timing message encapsulated in an Internet protocol packet encapsulated in an Ethernet protocol packet. The protocols are matched in classifier blocks by comparing portions of the packet to bit values or ranges of values. Operation of other than the first classifier block depends on results of matching in the preceding block by using offset values passed between blocks that indicate starting points for the matching. The final classifier block matches values in timing messages to identify timing parameters and associated timing actions in the message.
Claims
exact text as granted — not AI-modified1 .- 14 . (canceled)
15 . A method of determining how to adjust a time stamp, comprising:
providing a packet to a plurality of sequentially arranged comparison blocks, sequentially performing a comparison of bits of the packet with preidentified bits by at least some of the sequentially arranged comparison blocks; providing, by each of the comparison blocks other than an ultimate comparison block, an offset indicator to a subsequent comparison block of the plurality of sequentially arranged comparison blocks; and determining, by the ultimate comparison block, an action to take with respect to the time stamp.
16 . The method of claim 15 , wherein the bits of the packet other than the bits for the first comparison are selected based on the offset indicator.
17 . The method of claim 16 , further comprising modifying the time stamp based on the determined action.
18 . The method of claim 16 , further comprising forming a signature identifying the packet by selecting portions of the packet by at least one of the comparison blocks.
19 . Circuitry in a physical layer (PHY) device for at least determining a location of a time stamp, comprising:
start of frame circuitry for determining a start of a frame signal; and alignment circuitry for aligning data of a frame in accordance with the start of frame signal; at least one set of classifier blocks, each of the classifier blocks configured to compare bits of the frame with preidentified bits indicated by an offset for at least the classifier blocks other than an initial one of the classifier blocks of the set of classifier blocks, with the last of the classifier blocks indicating a time stamp location.
20 . The circuitry of claim 19 , wherein at least some of the classifier clocks are configured to provide a signal indicative of order of operation of the classifier blocks.
21 . The circuitry of claim 19 , further comprising a signature block configured to produce a signature of the frame from signature components, and
where at least one of the classifier blocks is further configured to select preidentified portions of the frame as for the signature components.
22 . The circuitry of claim 19 , wherein the at least one set of classifier blocks comprises a plurality of sets of classifier blocks.
23 . The circuitry of claim 22 , wherein the plurality of sets of classifier blocks are configured to substantially simultaneously perform the comparisons.
24 . The circuitry of claim 22 , further comprising a plurality of ports and circuitry selectively coupling the sets of classifier blocks to the parts.
25 . A method of extracting information from a packet using a plurality of stages, comprising:
receiving a packet; matching, in a first stage of the plurality of stages, the packet to a first plurality of field values and producing a first next stage identifier and a first offset value; if the next stage identifier indicates a second stage, matching, in a second stage of the plurality of stages, the packet beginning at the first offset value to a second plurality of field values and producing a second next stage identifier and a second offset value; if the first next stage identifier indicates a final stage, matching, in a final stage of the plurality of stages, the packet beginning at the first offset value to a final plurality of field values and producing an action identifier and a parameter value; and if the second next stage identifier indicates a final stage, matching, in a final stage of the plurality of stages, the packet beginning at the second offset value to a final plurality of field values and producing an action identifier and a timing parameter.
26 . The method of claim 25 , further comprising extracting portions of the packet from at least some of the stages and combining the extracted portions to form a signature of the packet.
27 . The method of claim 25 , wherein matching comprises comparing portions of the packet to the plurality of field values corresponding to the stage and selecting a highest priority field value that matches.
28 . The method of claim 27 , wherein the comparing portions of the packet to the plurality of field values comprises arithmetic range comparisons.
29 . The method of claim 27 , wherein the comparing portions of the packet to the plurality of field values comprises bit-wise logical comparisons.
30 . The method of claim 27 , wherein the comparing portions of the packet to the plurality of field values comprises comparing multiple portions of the packet to a same one of the field values.Join the waitlist — get patent alerts
Track US2015010023A1 — get alerts on status changes and closely related new filings.
We store only your email — no account needed. See our privacy policy.