US2015050817A1PendingUtilityA1

Method of preventing voltage breakdown at a surface of a semiconductor substrate of a superjunction semiconductor device

57
Assignee: ICEMOS TECHNOLOGY LTDPriority: Jan 11, 2008Filed: Oct 30, 2014Published: Feb 19, 2015
Est. expiryJan 11, 2028(~1.5 yrs left)· nominal 20-yr term from priority
Inventors:Xu Cheng
H10P 14/69433H10P 14/6905H10P 14/6903H10P 14/683H10W 72/5363H10W 72/01515H10W 72/884H10W 72/075H10D 62/393H10D 62/104H10D 64/117H10D 62/116H10D 62/115H10D 30/665H10D 8/60H10D 8/051H10D 8/00H10D 62/111H01L 29/0634H01L 21/02118H01L 21/02167H01L 21/0217H01L 21/02123
57
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

A superjunction semiconductor device is provided having at least one column of a first conductivity type and at least one column of a second conductivity type extending from a first main surface of a semiconductor substrate toward a second main surface of the semiconductor substrate opposed to the first main surface. The at least one column of the second conductivity type has a first sidewall surface proximate the at least one column of the first conductivity type and a second sidewall surface opposed to the first sidewall surface. A termination structure is proximate the second sidewall surface of the at least one column of the second conductivity type. The termination structure includes a layer of dielectric of an effective thickness and consumes about 0% of the surface area of the first main surface. Methods for manufacturing superjunction semiconductor devices and for preventing surface breakdown are also provided.

Claims

exact text as granted — not AI-modified
I claim: 
     
         1 . A method of preventing voltage breakdown at a surface of a semiconductor substrate of a superjunction semiconductor device, the method comprising placing, proximate an edge portion of the semiconductor substrate, a termination structure comprising a layer of dielectric of an effective thickness, the termination structure consuming about 0% of the surface area of the surface of the semiconductor substrate. 
     
     
         2 . The method of  claim 1 , wherein the dielectric is one of a nitride, an oxide, an amorphous silicon, a semi-insulating polycrystalline silicon (SIPOS), a silicon-rich nitride, silicon carbide, glass, ceramic, plastic, and a combination thereof.

Cited by (0)

No later patents cite this yet.

References (0)

No backward citations on record.