US2015103966A1PendingUtilityA1
Transceiver
Est. expiryMar 14, 2026(expired)· nominal 20-yr term from priority
H04L 7/033H03L 7/23H04L 7/0012H04B 1/40H04L 7/0331
48
PatentIndex Score
0
Cited by
0
References
0
Claims
Abstract
A transceiver comprising a first frequency signal generator for generating a reception frequency signal, and a second frequency signal generator for generating a transmission frequency signal. The first frequency signal generator is coupled to the second frequency signal generator to supply the reception frequency signal to the second frequency signal generator as a reference frequency signal.
Claims
exact text as granted — not AI-modified1 - 9 . (canceled)
10 . An apparatus comprising:
a first frequency signal generator configured to receive a reference frequency signal and to generate a first clock signal based on the reference frequency signal; and a second frequency signal generator coupled with the first frequency signal generator and configured to provide a second clock signal for a processing path of a transceiver.
11 . The apparatus of claim 10 , wherein the second frequency signal generator is configured to receive an output signal of the first frequency signal generator.
12 . The apparatus of claim 10 , wherein the second frequency signal generator is configured to receive the first clock signal from an output of the first signal generator.
13 . The apparatus of claim 12 , wherein an input of the second frequency signal generator is cascaded with the output of the first signal generator.
14 . The apparatus of claim 13 , wherein the input of the second frequency signal generator is coupled directly to the output of the first signal generator.
15 . The apparatus of claim 10 , wherein the first frequency generator includes a phase-locked loop.
16 . The apparatus of claim 10 , wherein the second frequency generator includes a phase-locked loop.
17 . The apparatus of claim 10 , wherein the first frequency generator is a first phase-locked loop and wherein the second frequency generator is a second phase-locked loop.
18 . The apparatus of claim 10 , wherein the processing path includes a transmission path configured to receive the second clock signal; and
wherein the transmission path includes a modulator configured to modulate a radio frequency (RF) transmission signal using the second clock.
19 . The apparatus of claim 10 , wherein the processing path includes a reception path configured to receive the first clock signal; and
wherein the reception path includes a demodulator configured to de-modulate an RF reception signal using the first clock signal.
20 . A transceiver comprising the apparatus of claim 10 .
21 . A communication device comprising the apparatus of claim 10 .
22 . A mobile radio device comprising the apparatus of claim 10 .Join the waitlist — get patent alerts
Track US2015103966A1 — get alerts on status changes and closely related new filings.
We store only your email — no account needed. See our privacy policy.