US2015128012A1PendingUtilityA1

Parallel bit interleaver

Assignee: PETROV MIHAILPriority: May 18, 2011Filed: May 18, 2012Published: May 7, 2015
Est. expiryMay 18, 2031(~4.8 yrs left)· nominal 20-yr term from priority
Inventors:Mihail Petrov
H03M 13/356H03M 13/6552H03M 13/6325H03M 13/6508H03M 13/2957H03M 13/255H04L 1/0041H03M 13/2703H03M 13/1165H03M 13/271H04L 1/0071H03M 13/2792H03M 13/27H03M 13/116H03M 13/19
46
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

A bit interleaving method involves applying a bit permutation process to a QC-LDPC codeword made up of N cyclic blocks each including Q bits, and dividing the codeword after the permutation process into a plurality of constellation words each including M bits, the codeword being divided into F×N/M folding sections, each of the constellation words being associated with one of the F×N/M folding sections, and the bit permutation process being applied such that each of the constellation words includes F bits from each of M/F different cyclic blocks in a given folding section associated with a given constellation word.

Claims

exact text as granted — not AI-modified
1 - 17 . (canceled) 
     
     
         18 . A bit interleaving method interleaving a codeword of quasi-cyclic low-density parity check codes, including repeat-accumulate quasi-cyclic low-density parity check codes,
 the bit interleaving method comprising:   an allocation step of allocating codeword bits of the codeword made up of N cyclic blocks each including Q bits to Q×N/M constellation words, each of the constellation words being made up of M bits, wherein   N is a multiple of M/F,   F is an integer greater than one, and is a divisor of M and Q, and   in the allocation step, the M bits in each of the Q/F constellation words include F bits from each of M/F different cyclic blocks in F×N/M folding sections each made up of M/F cyclic blocks.   
     
     
         19 . A bit interleaver interleaving a codeword of quasi-cyclic low-density parity check codes, including repeat-accumulate quasi-cyclic low-density parity check codes,
 the bit interleaver comprising:   an allocation unit allocating codeword bits of the codeword made up of N cyclic blocks each including Q bits to Q×N/M constellation words, each of the constellation words being made up of M bits, wherein   N is a multiple of M/F,   F is an integer greater than one, and is a divisor of M and Q, and   the allocation unit allocates the M bits in each of the Q/F constellation words include F bits from each of M/F different cyclic blocks in F×N/M folding sections each made up of M/F cyclic blocks.   
     
     
         20 . A decoding method, comprising:
 a demodulation step of generating a demodulated signal by demodulating a signal transmitted by modulating M bits allocated to each of a plurality of constellation words using the bit interleaving method of  claim 18 ; and   a decoding step of decoding the demodulated signal and generating original data according to quasi-cyclic low-density parity check codes.   
     
     
         19 . A decoder, comprising:
 a demodulating unit generating a demodulated signal by demodulating a signal transmitted by modulating M bits allocated to each of a plurality of constellation words using the bit interleaver of  claim 19 ; and   a decoding unit decoding the demodulated signal and generating original data according to quasi-cyclic low-density parity check codes.

Join the waitlist — get patent alerts

Track US2015128012A1 — get alerts on status changes and closely related new filings.

We store only your email — no account needed. See our privacy policy.