US2015295045A1PendingUtilityA1

Semiconductor device and manufacturing method thereof

Assignee: RENESAS ELECTRONICS CORPPriority: Apr 27, 2011Filed: Jun 22, 2015Published: Oct 15, 2015
Est. expiryApr 27, 2031(~4.8 yrs left)· nominal 20-yr term from priority
H10D 84/0156H10D 64/519H10D 64/514H10D 64/257H10D 62/393H10D 62/378H10D 62/151H10D 62/126H10D 30/0223H10D 89/10H10D 84/0191H10D 84/0186H10D 84/0179H10D 84/0149H10D 84/0142H10D 84/038H10D 84/017H10D 84/013H10D 62/371H10D 62/235H10D 62/60H10D 30/605H10D 30/603H10D 30/601H10D 30/0285H10D 30/65H10D 30/027H10D 62/307H01L 29/36H01L 29/1045
46
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

The high voltage transistor includes a first impurity layer, a second impurity layer formed inside the first impurity layer, so as to put the second impurity layer between them, a pair of third impurity layers and fourth impurity layers formed inside the first impurity layer, a fifth impurity layer formed from the uppermost surface of the first impurity layer to the inside of the first impurity layer so as to protrude along the main surface in the direction where the second impurity layer is disposed, and a conductive layer formed above the uppermost surface of the second impurity layer. The concentration of the impurity in the fourth impurity layer is higher than the concentration of the impurity in the third and the fifth impurity layers, and the concentration of the impurity in the fifth impurity layer is higher than the concentration of the impurity in the third impurity layer.

Claims

exact text as granted — not AI-modified
What is claimed is: 
     
         1 . A semiconductor device having transistors, in which the transistors each comprise:
 a semiconductor substrate having a main surface;   a first impurity layer formed over the main surface of the semiconductor substrate;   a second impurity layer formed inside the first impurity layer,   a pair of third impurity layers formed inside the first impurity layer so as to put the second impurity layer therebetween;   a fourth impurity layer formed in the inside of each of the pair of the third impurity layers;   a fifth impurity layer formed from an uppermost surface of the first impurity layer to the inside of the first impurity layer so as to protrude along the main surface from at least one of the third impurity layers in the direction where the second impurity layer is disposed; and   a conductive layer formed over the uppermost surface so as to at least partially overlap the second impurity layer and fifth impurity layer in a plan view,   wherein the second impurity layer is in direct physical contact with the fifth impurity layer and the second impurity layer extends towards the main surface of the substrate lower than the third impurity layers,   wherein entireties of the third impurity layers are spaced apart from the second impurity layer so that a portion of the first impurity layer and a portion of the fifth impurity layer are between the second impurity layer and the third impurity layer,   wherein a portion of the third impurity layer is directly between the fifth impurity layer and the fourth impurity layer,   wherein the concentration of the impurity in the fourth impurity layer is higher than the concentration of the impurity in the third and the fifth impurity layers,   wherein the impurity in the third and fifth impurity layers is a first conduction type impurity,   wherein the concentration of the first conduction type impurity in the fifth impurity layer is higher than the concentration of the first conduction type impurity in the third impurity layer,   wherein at least one of the third impurity layers and the second impurity layer are coupled by the fifth layer, and   wherein the impurity in the fourth impurity layer is a first conduction type impurity and the impurity in the second impurity layer is a second conduction type impurity.   
     
     
         2 . The semiconductor device according to  claim 1 ,
 wherein the fifth impurity layer is formed so as to couple both of the pair of third impurity layers and the second impurity layer.   
     
     
         3 . The semiconductor device according to  claim 1 ,
 wherein the pair of third and fourth impurity layers are disposed such that the position and the shape are symmetrical with respect to the second impurity layer.   
     
     
         4 . The semiconductor device according to  claim 1 ,
 wherein the concentration of the impurity in the fifth impurity layer is higher than the concentration of the impurity in the second impurity layer.   
     
     
         5 . The semiconductor device according to  claim 1 ,
 wherein the impurity in the first impurity layer and the impurity in the second impurity layer are impurity of an identical conduction type.

Join the waitlist — get patent alerts

Track US2015295045A1 — get alerts on status changes and closely related new filings.

We store only your email — no account needed. See our privacy policy.