US2015380276A1PendingUtilityA1

Method for manufacturing semiconductor package

Assignee: SAMSUNG ELECTRO MECHPriority: Nov 25, 2013Filed: Sep 9, 2015Published: Dec 31, 2015
Est. expiryNov 25, 2033(~7.3 yrs left)· nominal 20-yr term from priority
H10P 54/00H10P 14/46H10W 74/117H10W 74/00H10W 72/241H10W 72/20H10W 46/607H10W 46/301H10W 74/019H10W 74/016H10W 72/0198H10W 72/013H10W 72/012H10W 70/09H10W 46/00H10W 20/081H10W 20/057H10W 20/20H10W 74/014H01L 21/78H01L 24/11H01L 21/76802H01L 21/76879H01L 21/565H01L 21/561H01L 21/568H01L 21/288
40
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

Disclosed herein is a method for manufacturing a semiconductor package. According to a preferred embodiment of the present invention, a method for manufacturing a semiconductor package includes: preparing a rectangular frame having a plurality of quadrangular holes; attaching a plurality of semiconductor chips and the frame on one surface of a tape; forming a molding part on the tape to cover the semiconductor chip and the frame; peeling the tape; forming a resin layer at a portion at which the tape is peeled; and forming a wiring on the resin layer to be connected to the semiconductor chip.

Claims

exact text as granted — not AI-modified
1 . A method for manufacturing a package, comprising:
 preparing a frame having holes;   disposing an element in a hole of the frame;   forming a molding part to cover the element;   forming a redistribution layer (RDL) on one side of the frame and the element.   
     
     
         2 - 5 . (canceled) 
     
     
         6 . The method of  claim 1 , wherein a thickness of the frame is greater than a thickness of the element. 
     
     
         7 . The method of  claim 1 , wherein the molding part is an epoxy molding compound (EMC). 
     
     
         8 . (canceled) 
     
     
         9 . The method of  claim 1 , wherein the frame and the molding part have different colors. 
     
     
         10 . The method  claim 1 , wherein the forming of the RDL comprises:
 forming an insulating layer;   forming a via hole in the insulating layer; and   forming the wiring by plating and filling the via hole.   
     
     
         11 . The method of  claim 10 , further comprising:
 after the forming of the wiring, forming a connecting terminal, which is an external connection terminal part, on the wiring.   
     
     
         12 . (canceled) 
     
     
         13 . The method of  claim 1 , wherein the disposing the element in the hole of the frame comprises:
 attaching a portion of adhesive tape to one surface of the frame; and   attaching the element to a portion of the adhesive tape exposed by the hole of the frame.   
     
     
         14 . The method of  claim 13 , further comprising:
 after the forming of the molding part, peeling the tape.   
     
     
         15 . A method for manufacturing a package, comprising:
 preparing a frame having a plurality of holes;   disposing a plurality of elements in the holes of the frame, respectively;   forming a molding part to cover the elements;   forming a redistribution layer (RDL) on one side of the frame and the elements; and   singulating the package as a plurality of individual unit packages.   
     
     
         16 . The method of  claim 15 , wherein after the singulating of the package, at least a portion of the frame remains on side surfaces of the individual unit packages. 
     
     
         17 . The method of  claim 15 , wherein after the singulating of the package, the frame is removed in the individual unit packages.

Join the waitlist — get patent alerts

Track US2015380276A1 — get alerts on status changes and closely related new filings.

We store only your email — no account needed. See our privacy policy.