US2016049315A1PendingUtilityA1

Semiconductor device and manufacturing method thereof

Assignee: RENESAS ELECTRONICS CORPPriority: Feb 15, 2012Filed: Oct 27, 2015Published: Feb 18, 2016
Est. expiryFeb 15, 2032(~5.5 yrs left)· nominal 20-yr term from priority
H10W 90/766H10W 90/756H10W 74/00H10W 72/07653H10W 72/07637H10W 72/07337H10W 72/5525H10W 72/5524H10W 72/5522H10W 72/871H10W 72/652H10W 72/60H10W 40/00H10W 72/926H10W 72/07636H10W 95/00H10D 84/835H10D 84/0149H10D 84/83H10D 84/038H10D 84/00H01L 21/50H02M 3/155
47
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

A conventional semiconductor device used for a power supply circuit such as a DC/DC converter has problems of heat dissipation and downsizing, in particular has the problems of heat dissipation and others in the event of downsizing. A semiconductor device has a structure formed by covering a principal surface of a semiconductor chip having the principal surface and a plurality of MIS type FETs formed over the principal surface with a plurality of metal plate wires having pectinate shapes; allocating the pectinate parts alternately in a planar view over the principal surface; and further electrically coupling the plural metal plate wires to a plurality of terminals.

Claims

exact text as granted — not AI-modified
What is claimed is: 
     
         1 . A method for manufacturing a semiconductor device including the processes of:
 preparing a semiconductor chip in which first and second power MISFETs, each of which has source pads and drain pads of strip-shapes or rectangular shapes in a planar view, are formed; and   mounting a first metal plate wire, a second metal plate wire, and a third metal plate wire over said source pads and said drain pads in said semiconductor chip and coupling said first metal plate wire, said second metal plate wire, and said third metal plate wire to said source pads, said drain pads, and a plurality of terminals.   
     
     
         2 . The method for manufacturing a semiconductor device according to  claim 1 , wherein said source pads and said drain pads are coupled to said first metal plate wire, said second metal plate wire, and said third metal plate wire through solder bumps. 
     
     
         3 . The method for manufacturing a semiconductor device according to  claim 1 , wherein said plural terminals are an input terminal, an output terminal, and a ground terminal.

Join the waitlist — get patent alerts

Track US2016049315A1 — get alerts on status changes and closely related new filings.

We store only your email — no account needed. See our privacy policy.