Data encryption and/or decryption by integrated circuit
Abstract
In an embodiment, an apparatus is provided that may include an integrated circuit to be removably communicatively coupled to at least one storage device. The integrated circuit of this embodiment may be capable of encrypting and/or and decrypting, based at least in part upon a first key, data to be, in at least in part, stored in and/or retrieved from, respectively, at least one region of the at least one storage device. The at least one region and a second key may be associated with at least one access privilege authorized, at least in part, by an administrator. The second key may be stored, at least in part, externally to the at least one storage device. The first key may be obtainable, at least in part, based, at least in part, upon at least one operation involving the second key. Of course, many alternatives, modifications, and variations are possible without departing from this embodiment.
Claims
exact text as granted — not AI-modified1 - 14 . (canceled)
15 . An apparatus comprising:
a semiconductor integrated circuit chip to be comprised in a host chipset, the chip comprising a controller; the controller to encrypt respective data to be stored in solid state memory and magnetic disk memory, encryption of the respective data to be based upon an Advanced Encryption Standard; the controller to determine whether the respective data is to be written to the solid state memory based at least in part upon user input provided via a user interface; the controller being capable of acting independently, at least in part, of at least one host operating system.
16 . The apparatus of claim 15 , wherein:
the controller comprises an encryption engine to carry out the encryption; and the controller is to be communicatively coupled to the solid state memory and to the magnetic disk memory.
17 . The apparatus of claim 15 , wherein:
the encryption is carried out based at least in part upon one or more keys.
18 . The apparatus of claim 15 , wherein:
the apparatus further comprises a host that comprises one or more host processors, system memory, a display system, a keyboard, and a pointing device; and in operation of the host, the one or more host processors are to execute the operating system.
19 . An apparatus comprising:
a semiconductor integrated circuit chip to be comprised in a host chipset, the chip comprising a controller; the controller to encrypt respective data to be stored in solid state memory and magnetic disk memory, encryption of the respective data to be based upon an Advanced Encryption Standard; the controller to determine whether the respective data is to be retained in the solid state memory based at least in part upon user input provided via a user interface; the controller being capable of acting independently, at least in part, of at least one host operating system.
20 . The apparatus of claim 19 , wherein:
the controller comprises an encryption engine to carry out the encryption; and the controller is to be communicatively coupled to the solid state memory and to the magnetic disk memory.
21 . The apparatus of claim 19 , wherein:
the encryption is carried out based at least in part upon one or more keys.
22 . The apparatus of claim 19 , wherein:
the apparatus further comprises a host that comprises one or more host processors, system memory, a display system, a keyboard, and a pointing device; and in operation of the host, the one or more host processors are to execute the operating system.
23 . An apparatus comprising:
a controller to be associated with a host; the host comprising at least one host processor; the controller to be used to facilitate encryption of data to be stored in flash memory associated with the host; the encryption to be based at least in part upon at least one key to be stored in portable non-volatile solid state memory that is to be removably physically mated with an interface associated with the controller; and the encryption to be carried out independently of both the at least one host processor and at least one host operating system that is to be executed by the at least one host processor.
24 . The apparatus of claim 23 , wherein:
the controller comprises an encryption engine to carry out the encryption; and the controller is to be communicatively coupled to the flash memory.
25 . The apparatus of claim 23 , wherein:
the controller is also to encrypt disk memory.
26 . One or more computer-readable memories storing machine-readable program instructions that when executed by a machine result in operations comprising:
using a controller to facilitate encryption of data to be stored in flash memory associated with a host, the host comprising at least one host processor; the encryption to be based at least in part upon at least one key to be stored in portable non-volatile solid state memory that is to be removably physically mated with an interface associated with the controller; and the encryption to be carried out independently of both the at least one host processor and at least one host operating system that is to be executed by the at least one host processor.
27 . The one or more computer-readable memories of claim 26 , wherein:
the controller comprises an encryption engine to carry out the encryption; and the controller is to be communicatively coupled to the flash memory.
28 . The one or more computer-readable memories of claim 26 , wherein:
the controller is also to encrypt disk memory.Cited by (0)
No later patents cite this yet.
References (0)
No backward citations on record.