US2016217085A1PendingUtilityA1

Processor and system for processing stream data at high speed

Assignee: SAMSUNG ELECTRONICS CO LTDPriority: Sep 19, 2011Filed: Apr 5, 2016Published: Jul 28, 2016
Est. expirySep 19, 2031(~5.1 yrs left)· nominal 20-yr term from priority
G06F 13/102G06F 13/20G06F 1/00G06F 15/8023
50
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

A processor for processing stream data at a high speed is provided. The processor may include a functional unit to perform an operation on the stream data, an input interface module to perform relaying between the functional unit and an external data producer module that is used to input the stream data to the processor, and an output interface module to perform relaying between the functional unit and an external data consumer module that is used to receive an input of result data regarding a result of the operation performed by the functional unit.

Claims

exact text as granted — not AI-modified
1 . A processor for processing stream data at a high speed, the processor comprising:
 a functional unit configured to perform an operation on the stream data;   an input interface module configured to relay data between the functional unit and an external data producer module, and   an output interface module configured to relay data between the functional unit and an external data consumer module, the external data consumer module configured to receive result data from the operation performed by the functional unit.   
     
     
         2 . The processor of  claim 1 , wherein the input interface module is configured to store the received stream data. 
     
     
         3 . The processor of  claim 2 , wherein the input interface module comprises a plurality of input queues, and
 wherein the input interface module is configured to store the stream data in the plurality of input queues for each data field.   
     
     
         4 . The processor of  claim 3 , wherein the input interface module receives an input request signal for a single data field from the functional unit,
 wherein the input interface module dequeues data from an input queue corresponding to the single data field, and transfers the dequeued data to the functional unit.   
     
     
         5 . The processor of  claim 4 , wherein the input request signal comprises a field number of the single data field. 
     
     
         6 . The processor of  claim 1 , wherein the output interface module configured to receive the result data from the functional unit, and to store the received result data. 
     
     
         7 . The processor of  claim 6 , wherein the output interface module comprises a plurality of output queues, and
 wherein the output interface module stores the result data in the plurality of output queues for each data field.   
     
     
         8 . The processor of  claim 7 , wherein the output interface module receives an output request signal for the result data from the functional unit,
 wherein the output request signal comprises a data value of the result data, and   wherein the output interface module enqueues the data value in an output queue corresponding to the output request signal.   
     
     
         9 . The processor of  claim 8 , wherein the output interface module receives the output request signal from the external data consumer module, dequeues a plurality of pieces of data, respectively, from the plurality of output queues, and transfers the plurality of pieces of dequeued data to the external data consumer module. 
     
     
         10 . The processor of  claim 8 , wherein the output request signal further comprises a field number of a data field of the result data. 
     
     
         11 . The processor of  claim 1 , wherein the functional unit includes a plurality of functional units. 
     
     
         12 . A processor for processing stream data at a high speed, the processor comprising:
 a functional unit configured to perform an operation on the stream data; and   an input interface module configured to relay data between the functional unit and an external data producer module, and   
     
     
         13 . The processor of  claim 12 , further comprising:
 an output interface module configured to relay data between the functional unit and an external data consumer module, the external data consumer module configured to receive result data from the operation performed by the functional unit.   
     
     
         14 . The processor of  claim 12 , wherein the input interface module comprises a plurality of input queues, and
 wherein the input interface module is configured to store the stream data in the plurality of input queues for each data field.   
     
     
         15 . The processor of  claim 14 , wherein the input interface module receives an input request signal for a single data field from the functional unit,
 wherein the input interface module dequeues data from an input queue corresponding to the single data field, and transfers the dequeued data to the functional unit.   
     
     
         16 . A processor for processing stream data at a high speed, the processor comprising:
 a functional unit configured to perform an operation on the stream data; and   an output interface module configured to relay data between the functional unit and an external data consumer module, the external data consumer module configured to receive result data from the operation performed by the functional unit.   
     
     
         17 . The processor of  claim 16 , further comprising:
 an input interface module configured to relay data between the functional unit and an external data producer module.   
     
     
         18 . The processor of  claim 16 , wherein the output interface module comprises a plurality of output queues, and
 wherein the output interface module stores the result data in the plurality of output queues for each data field.   
     
     
         19 . The processor of  claim 18 , wherein the output interface module receives an output request signal for the result data from the functional unit,
 wherein the output request signal comprises a data value of the result data, and   wherein the output interface module enqueues the data value in an output queue corresponding to the output request signal.   
     
     
         20 . The processor of  claim 19 , wherein the output interface module receives the output request signal from the external data consumer module, dequeues a plurality of pieces of data, respectively, from the plurality of output queues, and transfers the plurality of pieces of dequeued data to the external data consumer module.

Join the waitlist — get patent alerts

Track US2016217085A1 — get alerts on status changes and closely related new filings.

We store only your email — no account needed. See our privacy policy.