US2016358839A1PendingUtilityA1
Composites comprised of aligned carbon fibers in chain-aligned polymer binder
Est. expiryFeb 6, 2033(~6.6 yrs left)· nominal 20-yr term from priority
H10W 90/297H10W 90/288H10W 90/722H10W 90/736H10W 72/07337H10W 72/354H10W 72/353H10W 72/351H10W 72/325H10W 90/00H10W 40/251H10W 40/70H10W 40/25H10W 40/257B29C 48/0018B29K 2995/0013B29C 48/402B29C 48/2886B29C 48/40B29K 2105/162H01L 23/3737H01L 2225/06589H01L 23/3733H01L 25/0657
45
PatentIndex Score
0
Cited by
0
References
0
Claims
Abstract
A method for enhancing internal layer-layer thermal interface performance and a chip stack of semiconductor chips using the method. The chip stack includes a first chip with circuitry on a first side, a second chip coupled to the first chip by a grid of connectors, and a thermal interface material pad between the chips. The thermal interface includes nanofibers and a polymer that allows for optimal alignment of the nanofibers and polymer chains.
Claims
exact text as granted — not AI-modified1 . A chip stack of semiconductor chips with enhanced cooling comprising:
a first chip with circuitry on a first side; a second chip electrically and mechanically coupled to the first chip by a grid of connectors; a thermal interface material pad between the first chip and the second chip, wherein the thermal interface material pad further comprises:
a plurality of nanofibers within a matrix with aligned polymer chains, both of which are aligned parallel to mating surfaces of the first chip and the second chip; and
at least one thermosetting polymer that will un-crosslink and reduce viscosity of the thermal interface material to allow for extruding the thermal interface material through a die to orient the conductive axis of the nanofibers and the polymer chains in the desired direction.
2 . The chip stack of claim 1 , wherein the un-crosslinking is by heating the thermal interface material to at least 110° C., and the re-crosslinking is by cooling the thermal interface material to approximately a range of 23° C. to 75° C.
3 . The chip stack of claim 1 , wherein the un-crosslinking is by adding a solvent to the thermal interface material, and the re-crosslinking is accomplished by evaporating off the solvent in the thermal interface material.
4 . The chip stack of claim 1 , wherein the plurality of nanofibers in the thermal interface material pad are arranged so that both ends of each of the plurality of nanofibers are perpendicular to an edge of the thermal interface material pad closest to each of the plurality of nanofibers.
5 . The chip stack of claim 4 , further comprising:
a heat sink attached to one surface of the first chip.
6 . The chip stack of claim 4 , further comprising:
a heat sink attached to one surface of the second chip.
7 . The chip stack of claim 4 , further comprising:
a heat sink attached to one surface of the first chip and attached to one surface of the second chip.Cited by (0)
No later patents cite this yet.
References (0)
No backward citations on record.