US2016360617A1PendingUtilityA1

Method for manufacturing layered circuit board, layered circuit board, and electronic device

Assignee: FUJITSU LTDPriority: Nov 18, 2011Filed: Aug 17, 2016Published: Dec 8, 2016
Est. expiryNov 18, 2031(~5.3 yrs left)· nominal 20-yr term from priority
Inventors:Takashi Kanda
H05K 3/4069H05K 1/113H05K 3/4617H05K 1/0298H05K 3/4623H05K 1/115
54
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

There is provided a manufacturing method of a layered circuit board in which a first board and a second board are layered, the manufacturing. The method includes arranging an adhesive resin sheet on the first board so that one face faces the first board, the adhesive resin sheet including a plurality of variant via holes, an opening area on the one face of each of the plurality of variant via holes being larger than an opening area on the other face, filling the variant via holes with conductive paste, arranging the second board on the other face of the adhesive resin sheet after the filling with the conductive paste, and performing heat press treatment to apply pressure to the adhesive resin sheet in a layering direction of the first board and the second board under heat.

Claims

exact text as granted — not AI-modified
What is claimed is: 
     
         1 . A layered circuit board comprising:
 an insulation layer in which insulating resin is cured in a manner to contain a base material;   a first board and a second board of which respective bonding faces are bonded to each other with the insulation layer interposed therebetween; and   a via that is arranged in the insulation layer and electrically connects a first conductor pad that is formed on the bonding face of the first board and a second conductor pad that is formed on the bonding face of the second board; wherein   a portion in which only the insulation resin is cured is formed in part of the insulation layer in a first region in which a conductor area rate is equal to or more than a predetermined reference ratio.   
     
     
         2 . The layered circuit board according to  claim 1 , wherein the portion in which only the insulating resin is cured is formed to be adjacent to a periphery of the via. 
     
     
         3 . An electronic device comprising:
 a layered circuit board; wherein   the layered circuit board includes,   an insulation layer in which insulating resin is cured in a manner to contain a base material;   a first board and a second board of which respective bonding faces are bonded to each other with the insulation layer interposed therebetween; and   a via that is arranged in the insulation layer and electrically connects a first conductor pad that is formed on the bonding face of the first board and a second conductor pad that is formed on the bonding face of the second board; wherein   a portion in which only the insulation resin is cured is formed in part of the insulation layer in a first region in which a conductor area rate is equal to or more than a predetermined reference ratio.

Join the waitlist — get patent alerts

Track US2016360617A1 — get alerts on status changes and closely related new filings.

We store only your email — no account needed. See our privacy policy.