US2016378392A1PendingUtilityA1

Byte addressable storing system

43
Assignee: INST INFORMATION INDPriority: Aug 15, 2014Filed: Sep 7, 2016Published: Dec 29, 2016
Est. expiryAug 15, 2034(~8.1 yrs left)· nominal 20-yr term from priority
G06F 16/22G06F 3/0635G06F 3/0673G06F 3/0608G06F 3/0659G06F 3/0643G06F 3/0604G06F 3/064
43
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

A byte addressable storing system is provided. The byte addressable storing system includes a data transmission interface and a processing unit. The data transmission interface connects to a byte addressable storing device. The processing unit creates a primary metadata table, a secondary metadata table, an indirect metadata matching table, a sub-block using status table and a metadata pointer in the byte addressable storing device via the data transmission interface. The processing unit further adjusts the allocation of metadata in the byte addressable storing device dynamically based on the aforesaid tables and pointer. The processing unit further stores a file into sub-blocks of blocks non-sequentially, and achieves record of the file via dynamic multi-level pointing.

Claims

exact text as granted — not AI-modified
What is claimed is: 
     
         1 . A byte addressable storing system for a byte addressable storing device, comprising:
 a data transmission interface connected with the byte addressable storing device; and   a processing unit, being configured to access the byte addressable storing device via the data transmission interface, and create a metadata in the byte addressable storing device, the metadata having a metadata block pointer, and the metadata block pointer having a first pointing field;   wherein the processing unit is further configured to:
 determine a file size of the file; 
 allocate a plurality of blocks of the byte addressable storing device to the file according to the file size; and 
 point the first pointing field to the plurality of blocks; 
 wherein the step of pointing the first pointing field to the plurality of blocks comprises one of the following two steps:
 directly pointing the first pointing field to one of the plurality of blocks; and 
 pointing the first pointing field to a block table, wherein the block table has a second pointing field which points to one of the plurality of blocks. 
 
   
     
     
         2 . The byte addressable storing system as claimed in  claim 1 , wherein the plurality of blocks comprises blocks having at least three different sizes.

Cited by (0)

No later patents cite this yet.

References (0)

No backward citations on record.