US2017031625A1PendingUtilityA1

Data collection in a multi-threaded processor

Assignee: IBMPriority: Jul 29, 2015Filed: Nov 14, 2015Published: Feb 2, 2017
Est. expiryJul 29, 2035(~9 yrs left)· nominal 20-yr term from priority
G06Q 10/06G06F 9/5072G06Q 30/04G06F 3/0673G06F 3/0647G06F 3/0604
56
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

Data collection is facilitated by a multi-threaded processor. One thread of the processor obtains data placed in a buffer by another thread of the processor. The thread placing the data in the buffer is an execution thread executing a customer application and the one thread obtaining the data from the buffer is an assist thread. The assist thread stores the data obtained from the buffer in a selected location, such as a cache, main memory, a measurement control block, a persistent storage device or a network.

Claims

exact text as granted — not AI-modified
What is claimed is: 
     
         1 . A computer-implemented method of facilitating data collection, the computer-implemented method comprising:
 obtaining, by one thread of the processor, data placed in a buffer by another thread of the processor, the other thread being an execution thread executing a customer application and the one thread being an assist thread configured to execute in at least an assist mode; and   storing, by the one thread, the data obtained from the buffer in a selected location, wherein based on the thread being in the assist mode, the obtaining and the storing are performed in lieu of executing customer applications by the one thread.   
     
     
         2 . The computer-implemented method of  claim 1 , wherein the data comprises measurement data of the processor. 
     
     
         3 . The computer-implemented method of  claim 1 , wherein the buffer is concurrently accessible by the one thread and the other thread. 
     
     
         4 . The computer-implemented method of  claim 1 , wherein the one thread is defined to have one or more characteristics and the other thread is defined to have the one or more characteristics. 
     
     
         5 . The computer-implemented method of  claim 1 , further comprising:
 obtaining, by the one thread, an indication the buffer has data to be read;   reading, by the one thread, the buffer, based on obtaining the indication the buffer has data to be read; and   storing, by the one thread, the data read from the buffer in the selected location.   
     
     
         6 . The computer-implemented method of  claim 5 , wherein the obtaining the indication comprises receiving an interrupt request, the interrupt request issued based on data being written to the buffer. 
     
     
         7 . The computer-implemented method of  claim 5 , further comprising analyzing the data read from the buffer prior to storing the data. 
     
     
         8 . The computer-implemented method of  claim 1 , further comprising placing the data in the buffer, the placing the data in the buffer including:
 determining whether the buffer has capacity for the data; and   placing the data in the buffer, based on the determining indicating the buffer has capacity.   
     
     
         9 . The computer-implemented method of  claim 8 , wherein the determining whether the buffer has capacity comprises checking a valid bit. 
     
     
         10 . The computer-implemented method of  claim 1 , wherein the selected location comprises one of a cache, main memory, a measurement control block, a persistent storage device, or a network.

Join the waitlist — get patent alerts

Track US2017031625A1 — get alerts on status changes and closely related new filings.

We store only your email — no account needed. See our privacy policy.