Low power consumption memory device

Abstract

A memory device includes a plurality of memory modules and a plurality of control lines. Each memory module includes a plurality of memory units. Each memory unit includes: a plurality of memory cell groups, each of which includes at least one memory cell; a plurality of first bit lines, each of which is coupled to the at least one memory cell of a respective memory cell group; a second bit line; and a plurality of controllable circuits, each of which has an input terminal coupled to a respective first bit line, an output terminal coupled to the second bit line, and a control terminal. Each control line is coupled to the control terminal of a corresponding controllable circuit of each of at least one memory unit of each memory module. The memory device consumes relatively small power.

What is claimed is: 
     
         1 . A memory device comprising:
 a plurality of memory cell groups, each of which includes at least one memory cell for storing data therein,   a plurality of first bit lines, each of which is coupled to said at least one memory cell of a respective one of said memory cell groups,   a second bit line for transmitting to-be-read data, and   a plurality of first controllable circuits, each of which has an input terminal coupled to a respective one of said first bit lines, an output terminal coupled to said second bit line, and a control terminal; and   a plurality of first control lines, each of which is coupled to said control terminal of a corresponding one of said first controllable circuits;   wherein, each of said first controllable circuits is operable between an output enable state and an output disable state based on a voltage at said control terminal of a corresponding one of said first controllable circuits, and outputs, at said output terminal, a voltage associated with a voltage at said input terminal when operating in the output enable state; or   wherein, each of said first controllable circuits is operable between the output enable state and the output disable state based on the voltage at said input terminal and the voltage at said control terminal, and outputs a predetermined reference voltage at said output terminal when operating in the output enable state;   wherein at least one output line is coupled to said second bit line for outputting to-be-read data from said second bit line, and no sense amplifier is coupled between said at least one output line and said second bit line;   wherein said plurality of first bit lines is not directly connected to said second bit line.   
     
     
         2 . The memory device of  claim 1 , wherein each of said first controllable circuits of said memory units of said memory modules has an increased output driving capability. 
     
     
         3 . The memory device of  claim 1 , wherein each of said first controllable circuits of said memory units of said memory modules includes a transistor for increasing output driving capability, and a switch coupled to said transistor in series. 
     
     
         4 . The memory device of  claim 1 , wherein each of said first controllable circuits of said memory units of said memory modules is a non-inverting tri-state buffer. 
     
     
         5 . The memory device of  claim 1 , wherein each of said first controllable circuits of said memory units of said memory modules is an inverting tri-state buffer.