US2018138828A1PendingUtilityA1

Semiconductor module

47
Assignee: RENESAS ELECTRONICS CORPPriority: Jul 31, 2015Filed: Jan 11, 2018Published: May 17, 2018
Est. expiryJul 31, 2035(~9 yrs left)· nominal 20-yr term from priority
H10W 90/756H10W 90/753H10W 90/736H10W 74/111H10W 74/00H10W 72/07552H10W 72/926H10W 72/884H10W 72/527H10W 72/075H10W 72/073H10W 76/12H10W 70/421H10W 72/5366H10W 90/00H02M 7/53875H02M 7/003H02M 7/537H01L 2924/181H01L 23/3107H01L 27/0664H01L 23/04H10D 84/617
47
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

Reliability of a semiconductor device is improved. A third semiconductor chip on which a control circuit is formed, and a first semiconductor chip of a plurality of IGBT chips are electrically connected via a high-side relay board. That is, the first semiconductor chip and the third semiconductor chip are electrically connected via a first wire, a high-side relay board and a second wire. Similarly, the third semiconductor chip on which the control circuit is formed and a second semiconductor chip of a plurality of IGBT chips are electrically connected via a low-side relay board. That is, the second semiconductor chip and the third semiconductor chip are electrically connected via the first wire, the low-side relay board and the second wire.

Claims

exact text as granted — not AI-modified
What is claimed is: 
     
         1 . A semiconductor device comprising:
 a sealing body comprised of a quadrangle in plan view;   a first lead group arranged along a first side of the sealing body in plan view;   a second lead group arranged along a second side of the sealing body facing the first side in plan view;   a first component mounting portion arranged between the first lead group and the second lead group in plan view;   a plurality of second component mounting portions arranged between the first lead group and the second lead group, and arranged between the first component mounting portion and the second lead group in plan view;   a first electronic component sealed with the sealing body, and mounted on the first component mounting portion;   a substrate sealed with the sealing body, mounted on the first component mounting portion, and arranged adjacent to the first electronic component in plan view; and   a plurality of second electronic components sealed with the sealing body, and respectively mounted on the plurality of second component mounting portions,   wherein the plurality of second electronic components are arranged along the second side of the sealing body,   wherein the first electronic component and a part of the first lead group are electrically connected with each other,   wherein the first electronic component and each of the plurality of second electronic components are electrically connected with each other,   wherein the second electronic component and a part of the second lead group are electrically connected with each other, and   wherein the first electronic component and a part of the plurality of second electronic components are electrically connected with each other via a first wire coupling the first electronic component and the substrate, the substrate and a second wire coupling the substrate and the part of the plurality of second electronic components.

Cited by (0)

No later patents cite this yet.

References (0)

No backward citations on record.