US2018253380A1PendingUtilityA1

Cache management in a stream computing environment that uses a set of many-core hardware processors

62
Assignee: IBMPriority: Mar 4, 2017Filed: Apr 16, 2018Published: Sep 6, 2018
Est. expiryMar 4, 2037(~10.6 yrs left)· nominal 20-yr term from priority
G06F 9/4881G06F 16/00G06F 13/161G06F 2212/502G06F 13/18G06F 12/0842G06F 13/14G06F 13/1663G06F 13/1657G06F 12/0811G06F 13/1652G06F 2212/1016G06F 2212/62G06F 9/5083
62
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

Disclosed aspects relate to cache management in a stream computing environment that uses a set of many-core hardware processors to process a stream of tuples by a plurality of processing elements which operate on the set of many-core hardware processors. The stream of tuples to be processed by the plurality of processing elements which operate on the set of many-core hardware processors may be received. A tuple-processing hardware-route on the set of many-core hardware processors may be determined based on a cache factor associated with the set of many-core hardware processors. The stream of tuples may be routed based on the tuple-processing hardware-route on the set of many-core hardware processors. The stream of tuples may be processed by the plurality of processing elements which operate on the set of many-core hardware processors.

Claims

exact text as granted — not AI-modified
What is claimed is: 
     
         1 . A computer program product for cache management in a stream computing environment that uses a set of many-core hardware processors to process a stream of tuples by a plurality of processing elements which operate on the set of many-core hardware processors, the computer program product comprising a computer readable storage medium having program instructions embodied therewith, wherein the computer readable storage medium is not a transitory signal per se, the program instructions executable by a processor to cause the processor to perform a method comprising:
 detecting, for cache management in a stream computing environment, that a first cache and a second cache of a first core of a set of many-core hardware processors are local caches to the first core of the set of many-core hardware processors;   ascertaining using a system hardware diagnostic, for cache management in the stream computing environment, that a second cache size of the second cache of the first core of the set of many-core hardware processors exceeds a first cache size of the first cache of the first core of the set of many-core hardware processors, the second cache size and the first cache size indicating an amount of data storage available to the first cache and the second cache;   receiving a stream of tuples to be processed by a plurality of processing elements which operate on the set of many-core hardware processors;   computing, for cache management in the stream computing environment, a first cache utilization factor for the first cache of the first core of the set of many-core hardware processors;   computing, for cache management in the stream computing environment, a second cache utilization factor for the second cache of the first core of the set of many-core hardware processors;   determining, based on a cache factor associated with the set of many-core hardware processors, a tuple-processing hardware-route on the set of many-core hardware processors;   resolving, by comparing the first cache utilization factor for the first cache of the first core of the set of many-core hardware processors with the second cache utilization factor for the second cache of the first core of the set of many-core hardware processors, the tuple-processing hardware-route to prioritize utilization of the first cache of the first core of the set of many-core hardware processors with respect to the second cache of the first core of the set of many-core hardware processors;   ascertaining, for cache management in the stream computing environment, that a second cache access burden of the second cache of the first core of the set of many-core hardware processors exceeds a first cache access burden of the first cache of the first core of the set of many-core hardware processors;   routing, based on the tuple-processing hardware-route on the set of many-core hardware processors, the stream of tuples;   prioritizing, pertaining to processing the stream of tuples utilizing the set of many-core hardware processors, the first cache of the first core of the set of many-core hardware processors with respect to the second cache of the first core of the set of many-core hardware processors; and   processing, utilizing the set of many-core hardware processors, the stream of tuples by the plurality of processing elements which operate on the set of many-core hardware processors.

Cited by (0)

No later patents cite this yet.

References (0)

No backward citations on record.