US2018294814A1PendingUtilityA1

Data processing device and control method therefor

Assignee: AXION RES INCPriority: Mar 1, 2013Filed: Jun 11, 2018Published: Oct 11, 2018
Est. expiryMar 1, 2033(~6.6 yrs left)· nominal 20-yr term from priority
Inventors:Tomoyoshi Sato
H03K 19/1776H03K 19/17736G11C 7/22H03K 19/173H03K 19/17744H03K 19/17728
51
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

A data processing device includes a data processing unit including a plurality of elements and wiring groups that connect the plurality of elements, wherein respective elements in the plurality of elements include: a logic element; an acquisition unit that switches on and off an input side of the logic element for any wire out of the wiring groups on a cycle-by-cycle basis to latch input data; and a post unit that switches on and off an output side of the logic element for any wire out of the wiring groups on a cycle-by-cycle basis, and the data processing unit also includes a timing control unit that controls logic executed by the logic element and functions of the acquisition unit and the post unit on a cycle-by-cycle basis.

Claims

exact text as granted — not AI-modified
1 - 15 . (canceled) 
     
     
         16 . A device comprising:
 a plurality of channels that are laid out in two dimensions or in three dimensions and are reconfigurable on a cycle-by-cycle basis; and   a plurality of logic elements that are accessible to a part of the plurality of channels, wherein each of the plurality of logic elements is configured to access on a part of the plurality of channels independently to acquire or to output data on a cycle-by-cycle basis and to carry out processing on the data with independent logic.   
     
     
         17 . The device according to  claim 16 , wherein
 the plurality of channels are configured to reconfigure autonomously, and   each of the plurality of logic element is configured to acquire and output the data autonomously.   
     
     
         18 . The device according to  claim 16 ,
 wherein each of the plurality of logic elements is further configured to change a processing detail of the independent logic of the element on a cycle-by-cycle basis.   
     
     
         19 . A processing method of a device that includes a plurality of channels laid out in two dimensions or in three dimensions, and a plurality of logic elements accessible to a part of the plurality of channels, the method includes:
 reconfiguring a part of the plurality of channels on a cycle-by-cycle basis;   accessing one of the plurality of logic elements on a part of the plurality of channels independently to acquire or to output data on a cycle-by-cycle basis; and   carrying out processing on the data with independent logic.   
     
     
         20 . The method according to  claim 19 , further including changing a processing detail of the independent logic of the element on a cycle-by-cycle basis.

Join the waitlist — get patent alerts

Track US2018294814A1 — get alerts on status changes and closely related new filings.

We store only your email — no account needed. See our privacy policy.