US2020057749A1PendingUtilityA1

Method for providing subapplications to an array of alus

66
Assignee: SCIENTIA SOL MENTIS AGPriority: Jun 10, 1999Filed: Aug 22, 2019Published: Feb 20, 2020
Est. expiryJun 10, 2019(expired)· nominal 20-yr term from priority
G06F 15/7867G06F 8/45G06F 8/433G06F 15/80
66
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

An array of ALUs and a controlling and controlling unit providing the array sequentially ordered subapplications, wherein an ALU signals completion of execution of a sub application to the controlling unit, which then provides a next sequential subapplication to the requesting ALU.

Claims

exact text as granted — not AI-modified
What is claimed is: 
     
         1 . A method for programming a system having a cellular structure, comprising:
 extracting from a program at least one of a data flow graph and a control flow graph;   separating the at least one of the graphs into a plurality of subgraphs; and   distributing the plurality of subgraphs among a plurality of hardware modules.   
     
     
         2 . The method according to  claim 1 , wherein the separating step including separating the at least one of the graphs so as to minimize connections between the plurality of the subgraphs. 
     
     
         3 . The method of  claim 1 , wherein the separating step includes separating the at least one of the graphs into the plurality of subgraphs so that data transmission between the plurality of subgraphs is minimized. 
     
     
         4 . The method of  claim 1 , wherein the separating step includes separating the at least one of the graphs into the plurality of subgraphs so that no loop-back is obtained between the plurality of subgraphs. 
     
     
         5 . The method of  claim 1 , wherein the separating step includes separating at least one of the graphs into the plurality of subgraphs so that the subgraphs match resources of the hardware modules. 
     
     
         6 . The method of  claim 1 , further comprising:
 inserting memory elements between the plurality of subgraphs, the memory elements adapted to save data passed between subgraphs.   
     
     
         7 . The method of  claim 1 , wherein each of the plurality of subgraphs includes nodes, the method further comprising:
 transmitting status signals between nodes within one of the subgraphs so that a state of each individual one of the nodes of the one of the subgraphs is available to each of the other nodes of the one of the subgraphs.   
     
     
         8 . The method of  claim 1 , wherein each of the plurality of subgraphs includes nodes, the method further comprising:
 transmitting status signals from a first node of at least one of the plurality of subgraphs to a higher-level unit adapted to control configuration of the plurality of hardware modules so as to trigger reconfiguration.   
     
     
         9 . The method of  claim 1 , wherein the extracting step includes, for a conditional instruction, extracting a plurality of different subgraphs, each representing a different instruction path, one of the different subgraphs being executed depending on an evaluation of the conditional instruction. 
     
     
         10 . A method of executing a program on a system having a cellular structure, comprising:
 transmitting a data signal from a first cell to a second cell; and   transmitting a status with the data signal, the status indicating whether the data signal is valid.   
     
     
         11 . The method of  claim 10 , further comprising:
 receiving a valid data signal at the second cell; and acknowledging receipt of the valid data signal.   
     
     
         12 . The method of  claim 11 , further comprising:
 transmitting by the second cell and indication that a signal is expected.   
     
     
         13 . The method of  claim 12 , further comprising:
 transmitting by the first cell an indication that the first cell is transmitting the expected signal.   
     
     
         14 . A method of executing a program on a system having a cellular structure, the cell structure including a plurality of cells, the method comprising:
 forming a plurality of subgraphs based on a program;   computing a first part of a first one of the subgraphs with a first cell;   after the computing, reconfiguring the first cell for computation of a first part of a second one of the subgraphs; and   simultaneously with the reconfiguring, computing a second part of the first subgraph with a second cell.   
     
     
         15 . The method of  claim 14 , further comprising:
 storing configurations for the first one of the subgraphs and the second one of the subgraphs in configuration registers associated with the first cell.   
     
     
         16 . The method of  claim 15 , further comprising:
 marking unconfigured ones of the configuration registers as unconfigured.   
     
     
         17 . The method of  claim 14 , further comprising:
 selecting a configuration for the first cell based on a status signal generated by the cell structure.   
     
     
         18 . The method of  claim 14 , further compromising:
 selecting a configuration for the first cell based on a status signal generated by a higher-level loading unit.   
     
     
         19 . The method of  claim 14 , further comprising:
 selecting a configuration for the first cell based on an externally generated status signal.   
     
     
         20 . The method of  claim 14 , further comprising:
 selecting a configuration for the first cell as a function of a present configuration of the first cell and a received status signal.

Cited by (0)

No later patents cite this yet.

References (0)

No backward citations on record.