US2021028114A1PendingUtilityA1

Semiconductor device and fabrication method for the same

Assignee: Pannova SemicPriority: Oct 31, 2007Filed: Oct 12, 2020Published: Jan 28, 2021
Est. expiryOct 31, 2027(~1.3 yrs left)· nominal 20-yr term from priority
H10D 64/0113H10D 64/0112H10W 20/0698H10W 20/20H10D 84/0149H10D 84/0147H10D 84/0133H10D 84/038H10D 62/832H10D 30/60H01L 21/823475H01L 2924/0002H01L 23/535H01L 21/76895H01L 21/823425H01L 27/11H01L 21/823468H01L 29/78H01L 29/161H01L 21/28518H01L 21/28525H10B 10/00
65
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

The semiconductor device includes: a transistor having a gate electrode formed on a semiconductor substrate and first and second source/drain regions formed in portions of the semiconductor substrate on both sides of the gate electrode; a gate interconnect formed at a position opposite to the gate electrode with respect to the first source/drain region; and a first silicon-germanium layer formed on the first source/drain region to protrude above the top surface of the semiconductor substrate. The gate interconnect and the first source/drain region are connected via a local interconnect structure that includes the first silicon-germanium layer.

Claims

exact text as granted — not AI-modified
What is claimed is: 
     
         1 . A semiconductor device comprising:
 a gate electrode formed on an active region of a semiconductor substrate;   a first silicon-germanium layer formed in a first depression provided in a portion of the active region;   the first silicon-germanium layer comprising silicon, germanium, or some combination thereof;   a gate interconnect formed at a position opposite to the gate electrode with respect to the first depression;   a first contact plug comprised of tungsten;   a first sidewall formed on the side face of the gate interconnect closer to the first depression;   a second sidewall formed on the other side face of the gate interconnect;   wherein in a cross-sectional configuration, the first sidewall is lower in height than the second sidewall, and the gate interconnect is formed at least partly on the active region.

Join the waitlist — get patent alerts

Track US2021028114A1 — get alerts on status changes and closely related new filings.

We store only your email — no account needed. See our privacy policy.