US2021103307A1PendingUtilityA1

Active-matrix substrate, display panel and display device including the same

Assignee: SHARP KKPriority: Oct 30, 2012Filed: Dec 17, 2020Published: Apr 8, 2021
Est. expiryOct 30, 2032(~6.3 yrs left)· nominal 20-yr term from priority
H10D 86/481H10D 86/441H10D 86/60G02F 1/136286G02F 1/136213H03K 17/04206G02F 2201/123G02F 1/133514G09G 2310/0251G09G 2320/0223G09G 2310/0286G09G 3/3611G02F 1/13456G09G 2300/0426G09G 3/3677H03K 17/165G02F 1/136227H03K 17/687G02F 1/133308G09G 2310/0281G02F 1/1368G05F 1/467G02F 1/1345G02F 1/133526G09G 2300/0408G02F 1/136218G02F 1/1362G02F 1/13454G02F 1/1343G02F 1/133345G09G 3/3648H01L 27/3272H01L 27/124H01L 27/1255H10K 59/126
71
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

A technique is provided that reduces dullness of a potential provided to a line such as gate line on an active-matrix substrate to enable driving the line at high speed and, at the same time, reduces the size of the picture frame region. On an active-matrix substrate (20a) are provided gate lines (13G) and source lines. On the active-matrix substrate (20a) are further provided: gate drivers (11) each including a plurality of switching elements, at least one of which is located in a pixel region, for supplying a scan signal to a gate line (13G); and lines (15L1) each for supplying a control signal to the associated gate driver (11). A control signal is supplied by a display control circuit (4) located outside the display region to the gate drivers (11) via the lines (15L1). In response to a control signal supplied, each gate driver (11) drives the gate line (13G) to which it is connected.

Claims

exact text as granted — not AI-modified
1 . An active-matrix substrate comprising:
 a plurality of data lines;   a plurality of lines crossing the plurality of data lines and including at least gate lines; and   a driving circuit connected with at least one of the plurality of lines for controlling a potential of this line in response to a control signal supplied from outside a display region that includes pixel regions defined by the data lines and the gate lines,   wherein the driving circuit includes a plurality of switching elements,   the driving circuit is connected with one of the gate lines and controls the potential of this gate line by applying one of a selection voltage and a non-selection voltage to the gate line in response to the control signal, and   the switching elements include a first switching element that is located over two of the pixel regions.   
     
     
         2 . The active-matrix substrate according to  claim 1 , further comprising: a pixel electrode located in one of the pixel regions and connected with one of the gate lines and one of the data lines,
 wherein a shield layer made of transparent conductive film is provided between one of the switching elements of the driving circuit that is located in the pixel region, and the pixel electrode.   
     
     
         3 . The active-matrix substrate according to  claim 1 , wherein a plurality of driving circuits are provided, each for one of the gate lines. 
     
     
         4 . The active-matrix substrate according to  claim 1 , wherein an adjustment line is further provided in a pixel region in which the switching element of the driving circuit is not provided such that this pixel region has an aperture ratio substantially equal to that of a pixel region in which a switching element of the driving circuit is provided. 
     
     
         5 . The active-matrix substrate according to  claim 1 , wherein at least one of the switching elements of the driving circuit is positioned in at least one of the pixel regions that are horizontally displaced from at least one of the pixel regions of an adjacent row in which a corresponding at least one of the switching elements of the driving circuit of the adjacent row are positioned. 
     
     
         6 . The active-matrix substrate according to  claim 1 , wherein the switching elements include a pair of second switching elements that are located in two of the pixel regions and connected in parallel.

Join the waitlist — get patent alerts

Track US2021103307A1 — get alerts on status changes and closely related new filings.

We store only your email — no account needed. See our privacy policy.