US2022173219A1PendingUtilityA1

Transistor and its method of manufacture

Assignee: PRAGMATIC PRINTING LTDPriority: Sep 21, 2016Filed: Feb 17, 2022Published: Jun 2, 2022
Est. expirySep 21, 2036(~10.2 yrs left)· nominal 20-yr term from priority
H10D 30/6736H10D 30/6755H10D 30/6739H10D 30/6729H10D 86/60H10D 86/451H10D 30/673H10D 30/67H01L 2029/42388H01L 29/7869H01L 29/42384H01L 29/4908
58
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

A transistor is disclosed, comprising: a layer of semiconductor material comprising a first portion, a second portion, and a third portion connecting the first portion to the second portion and providing a semiconductive channel between the first portion and the second portion; a conductive first terminal covering and in electrical contact with said first portion of the layer of semiconductor material; a conductive second terminal covering and in electrical contact with said second portion of the layer of semiconductor material; a conductive gate terminal comprising a first overlapping portion covering at least part of the first terminal, and a channel portion covering the third portion of the layer of semiconductor material; and a layer of a first dielectric material, having a first dielectric constant, arranged between the first overlapping portion and the first terminal, and between the channel portion of the gate terminal and the third portion of the layer of semiconductor material. The transistor further comprises a layer of a second dielectric material having a second dielectric constant, the second dielectric constant being lower than the first dielectric constant, the layer of second dielectric material being arranged between at least part of the first overlapping portion and the first terminal, whereby at least part of the first overlapping portion of the gate terminal is separated from the first terminal by the layer of first dielectric material and the layer of second dielectric material.

Claims

exact text as granted — not AI-modified
1 . A transistor comprising:
 a layer (or other body) of semiconductor material comprising a first portion, a second portion, and a third portion connecting the first portion to the second portion and providing a semiconductive channel between the first portion and the second portion;   a conductive first terminal covering and in electrical contact with said first portion of the layer of semiconductor material;   a conductive second terminal covering and in electrical contact with said second portion of the layer of semiconductor material;   a conductive gate terminal comprising a first overlapping portion covering at least part of the first terminal, and a channel portion covering the third portion of the layer of semiconductor material; and   a layer (or other body) of a first dielectric material, having a first dielectric constant, arranged between the first overlapping portion and the first terminal, and between the channel portion of the gate terminal and the third portion of the layer of semiconductor material,   characterised in that the transistor further comprises a layer (or other body) of a second dielectric material having a second dielectric constant, said second dielectric constant being lower than said first dielectric constant, said layer of said second dielectric material being arranged between at least part of the first overlapping portion and the first terminal,   whereby said at least part of the first overlapping portion of the gate terminal is separated from the first terminal by said layer of first dielectric material and said layer of second dielectric material.   
     
     
         2 - 31 . (canceled)

Join the waitlist — get patent alerts

Track US2022173219A1 — get alerts on status changes and closely related new filings.

We store only your email — no account needed. See our privacy policy.