US2022256113A1PendingUtilityA1

Video signal conversion device

56
Assignee: AVERMEDIA TECH INCPriority: Apr 30, 2018Filed: Apr 26, 2022Published: Aug 11, 2022
Est. expiryApr 30, 2038(~11.8 yrs left)· nominal 20-yr term from priority
H04N 25/57H04N 23/741H04N 7/0127H04N 5/268G09G 2370/12G09G 5/006H04N 7/0125G09G 2340/0407H04N 5/46G09G 5/005H04N 5/2355H04N 5/355
56
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

A video signal conversion device includes a frontend interface circuit, a FPGA video processor and a backend interface circuit. The frontend interface circuit receives a HDR video input signal from a video transmitting device. The FPGA video processor outputs a SDR first video output signal. A video receiving device receives the first video output signal and a HDR second video output signal from the FPGA video processor through the video bridge controller of the backend interface circuit by PCI-E.

Claims

exact text as granted — not AI-modified
What is claimed is: 
     
         1 . A video signal conversion device, which is cooperated with a video transmitting device, wherein the video signal conversion device is coupled with the video transmitting device for receiving a video input signal transmitted from the video transmitting device, wherein the video input signal is a signal with a first frame rate, comprising:
 a video processing module, which output a first video output signal in accordance with the video input signal with the first frame rate, wherein the video processing module converts the first frame rate to a second frame rate being smaller than the first frame rate, so that the first video output signal is a signal with the second frame rate; and   wherein the video processing module substantially synchronously output the first video output signal with the second frame rate and a second video output signal, wherein the second video output signal is a signal with the first frame rate, wherein the first frame rate is greater than the second frame rate.   
     
     
         2 . The video signal conversion device of  claim 1 , wherein the video processing module outputs the second video output signal with the first frame rate by pass-through. 
     
     
         3 . The video signal conversion device of  claim 2 , wherein the video signal conversion device is cooperated with a video receiving device, wherein the video receiving device substantially synchronously receives the first video output signal and the second video output signal outputted by the video processing module of the video signal conversion device. 
     
     
         4 . The video signal conversion device of  claim 1 , wherein the first video output signal with the second frame rate is to save bandwidth by series flow, while the second video output signal with the first frame rate is stored for the user to use the high frame rate video. 
     
     
         5 . The video signal conversion device of  claim 1 , wherein the first frame rate is equal to or more than 60 frames/s (FPS), the second frame rate is equal to or less than 60 frames/s (FPS). 
     
     
         6 . The video signal conversion device of  claim 1 , wherein the video processing module generates the second video output signal with the first frame rate by video operation, where the video operations is change of resolution rate, frame rate or other video parameters. 
     
     
         7 . The video signal conversion device of  claim 1 , wherein the first video output signal with the second frame rate is SDR signal and the second video output signal with the first frame rate is HDR signal. 
     
     
         8 . The video signal conversion device of  claim 1 , wherein the video receiving device transmits relevant command or information to the video signal conversion device to control the video processing module for corresponding video processing, where the video processing module converts the video input signal with the first frame rate to the first video output signal with the second frame rate.

Cited by (0)

No later patents cite this yet.

References (0)

No backward citations on record.