Configurable receive path for mixer-first or amplifier-first signal processing
Abstract
Embodiments of this disclosure may include a receiver with a reconfigurable processing path for different signal conditions. Such a receiver may reconfigure between a mixer-first configuration and an amplifier-first configuration. In the mixer-first configuration, an RF input signal is not passed through an LNA for amplification before processing the RF input signal for downconversion to baseband and eventual extraction of the information in the signal. In the amplifier-first configuration, an RF input signal is passed through an LNA for amplification before processing the RF input signal for downconversion to baseband and eventual extraction of the information in the signal. Reconfiguring the receiver between mixer-first and amplifier-first configurations may be performed based on detection of jammer signals and/or measurement of signal-to-noise ratio (SNR).
Claims
exact text as granted — not AI-modifiedWhat is claimed is:
1 . A receiver, comprising:
an input port configured to receive an RF input signal; an amplifier coupled to the input port; a first path comprising resistors coupled between the amplifier and a first set of mixers; a second path comprising adjustable transistors coupled between the input port and a second set of mixers; and baseband processing circuitry coupled to one or both of the first set of mixers and the second set of mixers.
2 . The receiver of claim 1 , wherein the baseband processing circuitry is coupled to both the first set of mixers and the second set of mixers, wherein the second path is coupled to the input port without a low noise amplifier therebetween, and wherein the receiver is configured to couple the input port to only one of the first path or the second path at a time.
3 . The receiver of claim 1 , wherein the baseband processing circuitry is coupled to the first set of mixers, the receiver further comprising second baseband processing circuitry coupled to the second set of mixers, wherein the second path is coupled to the input port without a low noise amplifier therebetween, and wherein the receiver is configured to couple the input port to one or both of the first path and the second path.
4 . The receiver of claim 1 , wherein the first path and the second path share a common portion at an output of the amplifier.
5 . The receiver of claim 1 , wherein the first path and the second path are separate prior to the first set of mixers and the second set of mixers.
6 . The receiver of claim 1 , wherein the amplifier comprises a low noise amplifier (LNA) coupled between the input port and the first set of mixers.
7 . The receiver of claim 1 , wherein the resistors comprise degeneration resistors coupled to mixers of the first set of mixers and the adjustable transistors comprise configurable gain control elements coupled to the second set of mixers.
8 . The receiver of claim 1 , further comprising:
a RF input signal control circuit coupled between the input port and the resistors and between the input port and the adjustable transistors, wherein the receiver is configured to couple the input port to only one of the first path or the second path at a time.
9 . The receiver of claim 1 , further comprising:
a RF input signal control circuit coupled between the input port and the resistors and between the input port and the adjustable transistors, wherein the receiver is configured to couple the input port to one or both of the first path and the second path.
10 . The receiver of claim 1 , further comprising:
a matching network coupled between the input port and the adjustable transistors.
11 . The receiver of claim 1 , wherein the first set of mixers are configured as main mixers and the second set of mixers are configured as dummy mixers in an amplifier-first mode of the receiver and the second set of mixers are configured as main mixers and the first set of mixers are configured as dummy mixers in a mixer-first mode of the receiver.
12 . The receiver of claim 1 , further comprising:
logic circuitry configured to determine whether criteria are met for switching between a mixer-first configuration and an amplifier-first configuration; and a radio frequency front end (RFFE) coupled to the receiver, wherein the RFFE comprises a filter and a low noise amplifier (LNA), wherein the logic circuitry is configured to bypass at least one of the filter or the LNA of the RFFE based on the criteria.
13 . A receiver, comprising:
an input port configured to receive an RF input signal; an amplifier coupled to the input port; a first set of mixers coupled to the input port via degeneration resistors in a first path between the amplifier and a first set of mixers; a second set of mixers coupled to the input port via adjustable gain control transistors in a second path between the input port and a second set of mixers; and baseband processing circuitry coupled to one or both of the first set of mixers and the second set of mixers.
14 . The receiver of claim 13 , wherein the second path is coupled to the input port without a low noise amplifier therebetween.
15 . The receiver of claim 13 , wherein the baseband processing circuitry is coupled to both the first set of mixers and the second set of mixers.
16 . The receiver of claim 13 , wherein the baseband processing circuitry is coupled to the first set of mixers, the receiver further comprising second baseband processing circuitry coupled to the second set of mixers.
17 . The receiver of claim 13 , further comprising:
a RF input signal control circuit coupled between the input port and the degeneration resistors and between the input port and the adjustable gain control transistors, wherein the receiver is configured to couple the input port to only one of the first path or the second path at a time.
18 . The receiver of claim 13 , further comprising:
a RF input signal control circuit coupled between the input port and the degeneration resistors and between the input port and the adjustable gain control transistors, wherein the receiver is configured to couple the input port to one or both of the first path and the second path.
19 . The receiver of claim 13 , further comprising:
a matching network coupled between the input port and the adjustable gain control transistors.
20 . The receiver of claim 13 , wherein the first set of mixers are configured as main mixers and the second set of mixers are configured as dummy mixers in an amplifier-first mode of the receiver and the second set of mixers are configured as main mixers and the first set of mixers are configured as dummy mixers in a mixer-first mode of the receiver.Join the waitlist — get patent alerts
Track US2024030952A1 — get alerts on status changes and closely related new filings.
We store only your email — no account needed. See our privacy policy.