Apparatus including sm in wireless communication system
Abstract
The disclosure relates to a 5G or 6G communication system for supporting a data transmission rate higher than a 4G communication system such as LTE. An electronic device in a wireless communication system may include a PA and an SM configured to supply power to the PA, wherein the SM may include a linear SM to which a signal for an envelope tracking (ET) is input, and a first SM connected to the linear SM and comprising a first converter for direct current (DC)-DC conversion and at least one lumped element connected to the first converter, and the first SM may be configured to convert the signal for the ET into a first digital signal, to generate a first control signal for the first converter based on a change of a voltage value of the first digital signal, to generate a second digital signal by delaying the first digital signal by a predetermined clock, and to control the at least one lumped element based on the first digital signal and the second digital signal to adjust a current output from the first SM.
Claims
exact text as granted — not AI-modifiedWhat is claimed is:
1 . An electronic device in a wireless communication system, the electronic device comprising:
a power amplifier (PA); and a supply modulator (SM) configured to supply power to the PA, wherein the SM comprises:
a linear SM to which a signal for an envelope tracking (ET) is input, and
a first SM connected to the linear SM and comprising a first converter for direct current (DC)-DC conversion and at least one lumped element connected to the first converter, and
wherein the first SM is configured to:
convert the signal for the ET into a first digital signal,
generate a first control signal for the first converter based on a change of a voltage value of the first digital signal,
generate a second digital signal by delaying the first digital signal by a predetermined clock, and
control the at least one lumped element based on the first digital signal and the second digital signal to adjust a current output from the first SM.
2 . The electronic device of claim 1 , wherein the at least one lumped element comprises a plurality of inductors selectively connected to the first converter, and
wherein the first SM is configured to generate a second control signal for the plurality of inductors based on a difference between the voltage value of the first digital signal and a voltage value of the second digital signal.
3 . The electronic device of claim 2 , wherein the first control signal and the second control signal are synchronized based on the predetermined clock.
4 . The electronic device of claim 1 , further comprising:
a second SM comprising a second converter for DC-DC conversion and an inductor that is connected to the second converter, wherein the inductor has a constant inductance value.
5 . The electronic device of claim 4 , further comprising:
a circuit electrically connecting the linear SM and the second SM, wherein the circuit is configured to selectively transfer, to the second SM, a signal output from the linear SM based on a voltage value of the signal output from the linear SM.
6 . The electronic device of claim 4 , wherein the first SM is connected to a first node of a first connection line connecting the linear SM and the second SM and connected to a second node of a second connection line that connects the second SM and the PA,
wherein the first SM is configured to receive a first current output from the linear SM and output a second current to the PA via the second connection line, and wherein the second current output from the first SM is based on the first current output from the linear SM.
7 . The electronic device of claim 1 , further comprising:
a radio frequency integrated circuit (RFIC), wherein the RFIC is configured to input a radio frequency (RF) signal into the PA, and to input the signal for the ET to the SM.
8 . The electronic device of claim 1 , wherein the signal for the ET has consecutive voltage values during a predetermined period of time, and
wherein the first SM is configured to convert the signal for the ET into the first digital signal by quantizing the consecutive voltage values into a predetermined value.
9 . The electronic device of claim 8 , wherein the first digital signal has a first voltage value during a first time, and has a second voltage value during a second time subsequent to the first time, and
wherein the first SM is further configured to:
compare the first voltage value and the second voltage value,
in case that the first voltage value is less than the second voltage value, generate the first control signal for controlling the first converter to be turned on, and
in case that the first voltage value is greater than the second voltage value, generate the first control signal for controlling the first converter to be turned off.
10 . The electronic device of claim 1 , wherein the SM is configured to:
identify a bandwidth of the signal for the ET, and determine a clock speed of the predetermined clock based on the bandwidth, and wherein the clock speed is configured to be inversely proportional to the bandwidth.
11 . The electronic device of claim 1 , wherein the SM is configured to:
identify a maximum voltage value and a minimum voltage value of the signal for the ET; and determine an interval for quantizing consecutive voltage values of the signal into a predetermined value based on a difference between the maximum voltage value and the minimum voltage value of the signal for the ET, and wherein the interval is proportional to the difference between the maximum voltage value and the minimum voltage value.
12 . The electronic device of claim 11 , further comprising:
a memory storing a look-up table (LUT) comprising the interval mapped to the difference between the maximum voltage value and the minimum voltage value.
13 . The electronic device of claim 11 , wherein the SM is further configured to:
compare a first voltage of the signal for the ET and a second voltage of the first digital signal, in case that a difference between the first voltage and the second voltage is greater than a threshold value, change the interval from a first interval to a second interval which is smaller than the first interval, and in case that the difference between the first voltage and the second voltage is less than the threshold value, change the interval from the first interval to a third interval which is larger than the first interval.
14 . The electronic device of claim 1 , wherein the SM is configured to:
identify whether the signal for the ET has a DC voltage, and in case that the signal has a DC voltage, deactivate the first SM.
15 . The electronic device of claim 1 , wherein the first SM is further configured to generate the second digital signal by shifting the first digital signal by the predetermined clock in a time domain.
16 . An electronic device in a wireless communication system, the electronic device comprising:
a power amplifier (PA); and a supply modulator (SM) configured to supply power to the PA, wherein the SM further comprises:
a linear SM to which a signal for an envelope tracking (ET) is input,
a first SM connected to the linear SM, and comprising a first converter for direct current (DC)-DC conversion and at least one lumped element connected to the first converter, and
a second SM comprising a second converter for DC-DC conversion and an inductor connected to the second converter, wherein the inductor has a constant inductance value, and
wherein the first SM is configured to:
convert the signal for the ET into a first digital signal,
generate a first control signal for the first converter based on a change of a voltage value of the first digital signal,
generate a second digital signal by delaying the first digital signal by a predetermined clock, and
control the at least one lumped element based on the first digital signal and the second digital signal to adjust a current output from the first SM.
17 . The electronic device of claim 16 , wherein the at least one lumped element comprises a plurality of inductors selectively connected to the first converter, and
wherein the first SM is configured to generate a second control signal for the plurality of inductors based on a difference between the voltage value of the first digital signal and a voltage value of the second digital signal.
18 . The electronic device of claim 17 , wherein the first control signal and the second control signal are synchronized based on the predetermined clock.
19 . The electronic device of claim 16 , further comprising:
a circuit that electrically connects the linear SM and the second SM, wherein the circuit is configured to selectively transfer, to the second SM, a signal output from the linear SM based on a voltage value of the signal output from the linear SM.
20 . The electronic device of claim 19 , wherein the first SM is connected to a first node of a first connection line connecting the linear SM and the second SM and connected to a second node of a second connection line that connects the second SM and the PA,
wherein the first SM is configured to receive a first current output from the linear SM and output a second current to the PA via the second connection line, and wherein the second current output from the first SM is based on the first current output from the linear SM.Join the waitlist — get patent alerts
Track US2025167816A1 — get alerts on status changes and closely related new filings.
We store only your email — no account needed. See our privacy policy.