US6025613AExpiredUtility

Semiconductor device capable of reducing leak current and having excellent pinch-off characteristic and method of manufacturing the same

66
Assignee: NEC CORPPriority: Feb 12, 1997Filed: Feb 12, 1998Granted: Feb 15, 2000
Est. expiryFeb 12, 2017(expired)· nominal 20-yr term from priority
H10D 30/015H10D 30/0612
66
PatentIndex Score
25
Cited by
14
References
3
Claims

Abstract

In a method of manufacturing a semiconductor device, the InP substrate is subjected to a NH 3 plasma processing by a plasma CVD apparatus into which NH 3 gas is introduced. The InP oxide film is deoxided and removed therefrom and an InN (nitride) film is then formed thereon. S i H 3 gas and NH 3 gas are introduced into the plasma CVD apparatus to form a SiNx spacer layer on the InN (nitride) film. A source electrode and drain electrode are formed as ohmic electrodes. A Pt layer is stacked on the InP channel region by evaporation lift-off or ion beam sputter method to form a gate electrode. Thereafter, by a process similar to that of forming the SiNx/InN spacer layer, a SiNx/InN passivation film is formed on all over the InP substrate including the source electrode, the drain electrode, and the gate electrode. Accordingly, a semiconductor device protected by the passivation film is completed.

Claims

exact text as granted — not AI-modified
What is claimed is: 
     
       1. A field effect transistor which consists mainly of a semiconductor crystal having an InP layer and which includes source, drain and gate electrodes, said field effect transistor comprising: a SiNx spacer layer which separates said source, said drain and said gate electrodes from each other; and   an InN film formed between said InP layer and said SiNx spacer layer.   
     
     
       2. A field effect transistor which consists mainly of a semiconductor crystal and which includes source, drain and gate electrodes, said field effect transistor comprising: a primary layer having a primary composition of InP;   a secondary layer which is formed on said primary layer and which is constituted by a layer structure selected from the group consisting of AlGaAs/AlInAs, GaAs/AlInAs, AlInP/AlInAs, AlGaP/AlInAs, and AlGaInP/AlInAs; and   a SiNx spacer layer which separates said source, said drain and said gate electrodes from each other.   
     
     
       3. A field effect transistor which consists mainly of a semiconductor crystal and which includes source, drain and gate electrodes, said field effect transistor comprising: a primary layer having a primary composition of InP; and   a secondary layer which is formed on said primary layer and which is constituted by a layer structure selected from the group consisting of AlGaAs/AlInAs/AlGaAs, GaAs/AlInAs/GaAs, AlInP/AlInAs/AlInP, AlGaP/AlInAs/AlGaP, and AlGaInP/AlInAs/AlGaInP; and   a SiNx spacer layer which separates said source, said drain and said gate electrodes from each other.

Cited by (0)

No later patents cite this yet.

References (0)

No backward citations on record.