US6323546B2ExpiredUtilityA1
Direct contact through hole type wafer structure
Est. expiryJan 14, 2019(expired)· nominal 20-yr term from priority
H10W 90/756H10W 90/753H10W 90/724H10W 90/722H10W 90/297H10W 74/00H10W 72/9415H10W 72/9232H10W 72/07251H10W 72/983H10W 72/951H10W 72/923H10W 72/879H10W 72/251H10W 72/248H10W 72/242H10W 72/20H10W 72/012H10W 20/023H10W 20/20H10W 20/218H10W 20/0245H10W 20/2125H10W 20/0242H10W 20/0234H10W 72/29H10W 90/00
94
PatentIndex Score
83
Cited by
2
References
7
Claims
Abstract
A direct contact through hole type wafer structure. Both sides of a wafer have devices and contacts. The contacts are coupled with the devices. Bumps are formed on the contacts, respectively.
Claims
exact text as granted — not AI-modifiedWhat is claimed is:
1. A three-dimensional stacked-type package, comprising:
a substrate;
a plurality of direct contact through hole type chips stacked with each other as a first stack and a second stack, wherein each chip further comprises:
a first silicon substrate, a second silicon substrate and a first insulation layer positioned between the first and second silicon substrates;
at least one opening formed in the second silicon substrate and penetrating into the first silicon substrate through the first insulation layer;
at least one device positioned on the first silicon substrate;
a plurality of contact plugs positioned in the first silicon substrate and exposed by the opening:
a plurality of dielectric layers;
a plurality of interconnects coupled to the device and the contact plugs, wherein a portion of interconnects are exposed by an uppermost layer of the dielectric layer, thus forming at least one first contact;
at least one first bump formed on the first contact;
a second insulating layer formed on a surface of the opening with the contact plugs exposed, thus forming a second contact in the opening; and
at least one second bump formed on the second contact,
wherein each chip is coupled to each other by the bumps, wherein both stacks are attached to the substrate by the bumps, and wherein the first stack is coupled to the second stack.
2. The structure as claimed in claim 1 , wherein the first stack is coupled to the second stack by wire bonding.
3. The structure as claimed in claim 1 , wherein the first stack is coupled to the second stack by tape automatic bonding.
4. The structure as claimed in claim 1 , wherein a conductive material is positioned between the second contact and the second bump.
5. The structure as claimed in claim 4 , wherein the conductive material includes conductive epoxy.
6. The structure as claimed in claim 4 , wherein the conductive material includes conductive silicon.
7. The structure as claimed in claim 4 , wherein the first insulation layer can be omitted.Cited by (0)
No later patents cite this yet.
References (0)
No backward citations on record.