US7659959B2ExpiredUtilityA1
Array substrate for in-plane switching liquid crystal display device having improved brightness and manufacturing method of the same
Est. expiryMar 25, 2025(expired)· nominal 20-yr term from priority
G02F 1/134363A63C 17/0006B25B 11/00
75
PatentIndex Score
4
Cited by
3
References
19
Claims
Abstract
An array substrate for an in-plane switching liquid crystal display device includes a substrate, a gate line and a data line on the substrate and crossing each other to define a pixel region, a thin film transistor adjacent to a crossing of the gate line and the data line, a common electrode and a pixel electrode in the pixel region and spaced apart from each other, and a conductive pattern between the common and pixel electrodes.
Claims
exact text as granted — not AI-modified1. An array substrate for an in-plane switching liquid crystal display device, comprising:
a substrate;
a gate line and a data line on the substrate and crossing each other to define a pixel region;
a thin film transistor adjacent to a crossing of the gate line and the data line;
a common electrode and a pixel electrode in the pixel region and spaced apart from each other along a direction parallel to the substrate; and
a conductive pattern between the common and pixel electrodes, wherein the conductive pattern is spaced from the common and pixel electrodes along the direction parallel to the substrate,
wherein the data line, the common electrode, the pixel electrode, and the conductive pattern form a V-shape.
2. The device according to claim 1 , wherein the common electrode includes a first horizontal part, first vertical parts and a second vertical part, the first horizontal part overlapping the gate line, the first vertical parts extending from the first horizontal part and overlapping the data lines, and the second vertical part extending from the first horizontal part and disposed between adjacent first vertical parts.
3. The device according to claim 2 , wherein the common electrode includes a second horizontal part and a third vertical part, the second horizontal part is parallel to the first horizontal part and connected to the first vertical parts, and the third vertical part extending from the second horizontal part and disposed between adjacent first vertical parts.
4. The device according to claim 1 , wherein the common electrode, the pixel electrode, and the conductive pattern are formed of a transparent conductive material.
5. The device according to claim 1 , wherein the conductive pattern is electrically isolated from the common electrode and from the pixel electrode.
6. An array substrate for an in-plane switching liquid crystal display device, comprising:
a substrate;
a gate line and a data line on the substrate and crossing each other to define a pixel region;
a thin film transistor adjacent to a crossing of the gate line and the data line;
a common electrode and a pixel electrode in the pixel region and spaced apart from each other;
a conductive pattern between the common and pixel electrodes; and
a common line parallel to the gate line, the common line having a first plate substantially at a center of the pixel region, the first plate having a width wider than the common line.
7. The device according to claim 6 , wherein the pixel electrode includes a second plate, which overlaps the first plate of the common line and an insulating layer to form a storage capacitor.
8. A manufacturing method of an array substrate for an in-plane switching liquid crystal display device, comprising:
forming a gate line and a data line on a substrate, the gate line and the data line crossing each other to define a pixel region;
forming a thin film transistor adjacent to a crossing of the gate line and the data line;
forming a common electrode and a pixel electrode in the pixel region, the common and pixel electrodes spaced apart from each other; and
forming a conductive pattern between the common and pixel electrodes; and
forming a common line parallel to the gate line, the common line having a first plate at substantially a center of the pixel region.
9. The method according to claim 8 , wherein the pixel electrode includes a second plate, which overlaps the first plate of the common line and an insulating film to form a storage capacitor.
10. An array substrate for an in-plane switching liquid crystal display device, comprising:
a substrate;
a gate line and a data line on the substrate and crossing each other to define a pixel region;
a thin film transistor adjacent to a crossing of the gate line and the data line;
a common line having a first plate at substantially a center of the pixel region;
a pixel electrode having a second plate, which overlaps the first plate of the common line and an insulating film to form a storage capacitor, at least first and second pixel electrode portions extending from the second plate of the pixel electrode;
vertical parts connected to the common line and overlapping data lines on both sides of the pixel region;
a first conductive pattern between the first pixel electrode portion and one of the vertical parts; and
a second conductive pattern between the second pixel electrode portion and another of the vertical parts.
11. The device according to claim 10 , wherein the first and second pixel electrode portions, and the first and second conductive patterns are formed of a transparent conductive material.
12. The device according to claim 10 , wherein the vertical parts, the first and second pixel electrode portions, and the first and second conductive patterns form a V-shape.
13. The device according to claim 10 , wherein the first and second conductive patterns are electrically isolated from the common line and from the pixel electrode.
14. A manufacturing method of an array substrate for an in-plane switching liquid crystal display device, comprising:
forming a gate line and a data line on a substrate, the gate line and the data line crossing each other to define a pixel region;
forming a thin film transistor adjacent to a crossing of the gate line and the data line;
forming a common electrode and a pixel electrode in the pixel region, the common and pixel electrodes spaced apart from each other along a direction parallel to the substrate; and
forming a conductive pattern between the common and pixel electrodes, wherein the conductive pattern is spaced from the common and pixel electrodes along the direction parallel to the substrate,
wherein the data line, the common electrode, the pixel electrode, and the conductive pattern form a V-shape.
15. The method according to claim 14 , wherein the common electrode includes a first horizontal part, first vertical parts, and a second vertical part, the first horizontal part overlapping the gate line, the first vertical parts extending from the first horizontal part and overlapping the data lines, and the second vertical part extending from the first horizontal part and disposed between adjacent first vertical parts.
16. The method according to claim 15 , wherein the common electrode includes a second horizontal part and a third vertical part, the second horizontal part parallel to the first horizontal part and connected to the first vertical parts, and the third vertical part extending from the second horizontal part and disposed between adjacent first vertical parts.
17. The method according to claim 14 , wherein the common electrode, the pixel electrode, and the conductive pattern are formed of a transparent conductive material.
18. The method according to claim 17 , wherein the transparent conductive material is one of indium tin oxide (ITO) and indium zinc oxide (IZO).
19. The method according to claim 14 , wherein the conductive pattern is electrically isolated from the common electrode and from the pixel electrode.Cited by (0)
No later patents cite this yet.
References (0)
No backward citations on record.