P
US7742597B2ActiveUtilityPatentIndex 62

Exclusive encryption system

Assignee: LEWIS JAMES MPriority: Dec 28, 2007Filed: Dec 28, 2007Granted: Jun 22, 2010
Est. expiryDec 28, 2027(~1.5 yrs left)· nominal 20-yr term from priority
Inventors:LEWIS JAMES M
H04L 9/0618H04L 2209/12
62
PatentIndex Score
5
Cited by
10
References
22
Claims

Abstract

An encryption system includes a plurality of encryption operations including individual encryption operations and group encryption operations available for application in the encryption of data. The plurality of encryption operations are selected from the group consisting of functional variance, functional alignment, mathematical offset, wide XOR function, short logical rotation, long logical rotation, functional order, and address encryption. The system includes at least one round of encryption composed of a first encryption operation and a second encryption operation. The first encryption operation is selected from the plurality of encryption operations acting upon input data to generate a first encrypted data set. The second encryption operation is selected from the plurality of encryption operations acting upon the first encrypted data set to generate a second encrypted data set. The first encryption operation and the second encryption operation are different.

Claims

exact text as granted — not AI-modified
1. An encryption system comprising:
 a plurality of encryption operations composed of individual encryption operations and group encryption operations available for application in the encryption of data; 
 at least one processor or circuitry to implement said plurality of encryption operations from the group consisting of functional variance, functional alignment, mathematical offset, wide XOR function, short logical rotation, long logical rotation, functional order, and address encryption; 
 each of a plurality of rounds of encryption operations composed of a first encryption operation and a second encryption operation and wherein the functional order is applied where encryption results are different if the encryption operations within each encryption round are selected in different order; 
 the processor or circuitry to implement the first encryption operation from said plurality of encryption operations acting upon input data to generate a first encrypted data set; 
 the processor or circuitry to implement the second encryption operation from said plurality of encryption operations acting upon the first encrypted data set to generate a second encrypted data set; 
 wherein the first encryption operation and the second encryption operation are different. 
 
   
   
     2. The system according to  claim 1 , wherein the individual encryption operations include mathematical offset, wide XOR function, short logical rotation and long logical rotation, and the group encryption operations include functional variance, functional alignment, functional order and address encryption. 
   
   
     3. The system according to  claim 1 , further including a plurality of rounds of encryption composed of at least two encryption operations. 
   
   
     4. The system according to  claim 1 , wherein the processor or circuitry is field programmable gate array. 
   
   
     5. The system according to  claim 1 , wherein the encryption operation of mathematical offset employs adders, pseudo adders, reverse adders and reverse pseudo adders in the encryption operation. 
   
   
     6. The system according to  claim 1 , wherein the encryption operation of wide XOR function employs greater than a 2-input XOR gate. 
   
   
     7. The system according to  claim 6 , wherein the wide XOR function includes an XOR gate having an input and a plurality of multiplexers having varied outputs which supply the inputs of the XOR gate. 
   
   
     8. The system according to  claim 7 , wherein each multiplexer includes a first select line, and the first select line is connected to a circular buffer. 
   
   
     9. The system according to  claim 1 , wherein the encryption operation of short logical rotation includes a circular buffer. 
   
   
     10. The system according to  claim 1 , wherein the encryption operation of long logical rotation includes a circular buffer. 
   
   
     11. A method for encryption, comprising the following steps:
 configuring at least one processor or circuitry to perform the functions of: 
 providing a plurality of encryption operations composed of individual encryption operations and group encryption operations available for application in the encryption of data and providing each of a plurality of rounds of encryption composed of a first encryption operation and a second encryption operation; 
 implementing said plurality of encryption operations from the group consisting of functional variance, functional alignment, mathematical offset, wide XOR function, short logical rotation, long logical rotation, functional order, and address encryption and wherein the functional order is applied where encryption results are different if the encryption operations within each encryption round are selected in different order; 
 implementing the first encryption operation from said plurality of encryption operations acting upon input data to generate a first encrypted data set; 
 implementing the second encryption operation from said plurality of encryption operations acting upon the first encrypted data set to generate a second encrypted data set; 
 wherein the first encryption operation and the second encryption operation are different. 
 
   
   
     12. The method according to  claim 11  wherein the individual encryption operations are selected from the group consisting of mathematical offset, wide XOR function, short logical rotation and long logical rotation. 
   
   
     13. The method according to  claim 11 , wherein the group encryption operations are selected from the group consisting of include functional variance, functional alignment, functional order and address encryption. 
   
   
     14. The method according to  claim 11 , wherein the individual encryption operations include mathematical offset, wide XOR function, short logical rotation and long logical rotation. 
   
   
     15. The method according to  claim 14 , wherein the group encryption operations include functional variance, functional alignment, functional order and address encryption. 
   
   
     16. The method according to  claim 11 , wherein the encryption operation of mathematical offset employs adders, pseudo adders, reverse adders and reverse pseudo adders in the encryption operation. 
   
   
     17. The method according to  claim 11 , wherein the encryption operation of wide XOR function employs greater than a 2-input XOR gate. 
   
   
     18. The method according to  claim 17 , wherein the wide XOR function includes an XOR gate having an input and a plurality of multiplexers having varied outputs which supply the inputs of the XOR gate. 
   
   
     19. The method according to  claim 18 , wherein each multiplexer includes a first select line, and the first select line is connected to a circular buffer. 
   
   
     20. The method according to  claim 11 , wherein the encryption operation of short logical rotation includes a circular buffer. 
   
   
     21. The method according to  claim 11 , wherein the encryption operation of long logical rotation includes a circular buffer. 
   
   
     22. The method according to  claim 11 , further including the step of performing multiple rounds of encryption wherein each round of encryption includes selecting a plurality of individual encryption operations, selecting a plurality of group encryption operations and applying data to the individual and group encryption operations.

Cited by (0)

No later patents cite this yet.

References (0)

No backward citations on record.