P
US8093705B2ActiveUtilityPatentIndex 83

Dual face package having resin insulating layer

Assignee: PARK SEUNG WOOKPriority: Oct 27, 2008Filed: Jan 22, 2009Granted: Jan 10, 2012
Est. expiryOct 27, 2028(~2.3 yrs left)· nominal 20-yr term from priority
Inventors:PARK SEUNG WOOKKWEON YOUNG DOYUAN JINGLIMOON SEON HEEHONG JU-PYOLEE JAE KWANG
H10W 20/0245H10W 99/00H10W 74/129H10W 70/635H10W 20/023H10W 76/10
83
PatentIndex Score
14
Cited by
10
References
8
Claims

Abstract

A dual face package includes a semiconductor substrate including a through-electrode connected to a die pad disposed on one side of the semiconductor substrate, and a lower redistribution layer disposed on another side thereof and connected to the through-electrode, an insulating layer including a post electrode connected to the through-electrode, and an upper redistribution layer disposed on one side thereof and connected to the post electrode, and an adhesive layer disposed on the one side of the semiconductor substrate so as to attach the insulating layer to the semiconductor substrate such that the through-electrode is connected to the post electrode.

Claims

exact text as granted — not AI-modified
1. A dual face package, comprising:
 a semiconductor substrate, having a flat surface, including a through-electrode connected to a die pad disposed on one side of the semiconductor substrate, and a lower redistribution layer disposed on another side of the semiconductor substrate and connected to the through-electrode; 
 a resin insulating layer including a post electrode connected to the through-electrode, and an upper redistribution layer disposed on one side of the resin insulating layer and directly connected to the post electrode, the post electrode formed on the inside of the resin insulating layer; and 
 an adhesive layer disposed on the one side of the semiconductor substrate so as to attach the resin insulating layer to the semiconductor substrate such that the through-electrode is connected to the post electrode. 
 
     
     
       2. The dual face package according to  claim 1 , wherein the adhesive layer is disposed on the one side of the semiconductor substrate such that the through-electrode is exposed therethrough. 
     
     
       3. The dual face package according to  claim 1 , wherein the adhesive layer is made of a conductive adhesive such as an anisotropic conductive film. 
     
     
       4. The dual face package according to  claim 1 , further comprising an external connecting terminal disposed on the upper redistribution layer, the lower redistribution layer, or both the lower and upper redistribution layers. 
     
     
       5. A dual face package, comprising:
 a semiconductor substrate, having a flat surface, including a through-electrode connected to a die pad disposed on one side of the semiconductor substrate, and a lower redistribution layer disposed on another side of the semiconductor substrate and connected to the through-electrode; 
 a resin insulating layer including a post electrode connected to the through-electrode, and an upper redistribution layer disposed on one side of the resin insulating layer and directly connected to the post electrode, the post electrode formed on the inside of the resin insulating layer, the resin insulation layer being a resin sealing layer; and 
 an adhesive layer disposed on the one side of the semiconductor substrate so as to attach the resin insulating layer to the semiconductor substrate such that the through-electrode is connected to the post electrode. 
 
     
     
       6. The dual face package according to  claim 5 , wherein the adhesive layer is disposed on the one side of the semiconductor substrate such that the through-electrode is exposed therethrough. 
     
     
       7. The dual face package according to  claim 5 , wherein the adhesive layer is made of a conductive adhesive such as an anisotropic conductive film. 
     
     
       8. The dual face package according to  claim 5 , further comprising an external connecting terminal disposed on the upper redistribution layer, the lower redistribution layer or both the lower and upper redistribution layers.

Cited by (0)

No later patents cite this yet.

References (0)

No backward citations on record.