P
US8120028B2ExpiredUtilityPatentIndex 77

Active device array substrate, color filter substrate and manufacturing methods thereof

Assignee: TUNG YUAN-HUNGPriority: Apr 25, 2006Filed: Sep 20, 2006Granted: Feb 21, 2012
Est. expiryApr 25, 2026(expired)· nominal 20-yr term from priority
Inventors:TUNG YUAN-HUNGLEE YI-WEI
H10H 20/855G02F 1/133711G02B 5/22B05D 5/065G02F 1/1339
77
PatentIndex Score
6
Cited by
6
References
7
Claims

Abstract

An active device array substrate comprising a substrate, a pixel array, a partition configuration and an alignment material layer is provided. The substrate has an alignment region and a predetermined sealing region. The predetermined sealing region surrounds the alignment region. The pixel array is disposed on the substrate within the alignment region. The partition configuration is disposed on the substrate between the predetermined sealing region and the alignment region. The alignment material layer is disposed within the alignment region and covers the pixel array.

Claims

exact text as granted — not AI-modified
What is claimed is: 
     
       1. An active device array substrate, comprising:
 a substrate having an alignment region and a predetermined sealing region, wherein the predetermined sealing region surrounds the alignment region; 
 a pixel array disposed on the substrate within the alignment region, wherein the pixel array comprises: 
 a plurality of scan lines; 
 a plurality of data lines; 
 a plurality of pixel units electrically connected to one of the scan lines and one of the data lines, each of the pixel units including: 
 an active device electrically connected to the corresponding scan line and data line, wherein an insulation layer covers the active device and has a contact opening therein, and the opening is a ring-type trench completely surrounds the alignment region; and 
 a pixel electrode disposed on the insulation layer and electrically connected to the active device through the contact opening; 
 the insulation layer, disposed over the substrate and the pixel array, and extending from the alignment region to the predetermined sealing region, wherein the insulation layer has an opening exposing a surface of the substrate in a predetermined region which is located between the predetermined sealing region and the alignment region, and the opening completely surrounds the alignment region and is not disposed in the predetermined sealing region; and 
 an alignment material layer only covering the alignment region and the pixel array, wherein the alignment material layer directly contacts with the pixel electrode of each pixel unit and the insulation layer. 
 
     
     
       2. The active device array substrate of  claim 1 , wherein the material of the insulation layer in the alignment region is substantially the same with the material of the insulation layer in the predetermined sealing region. 
     
     
       3. The active device array substrate of  claim 2 , wherein the opening has a width between about 10 μm and 3000 μm and a depth defined by the thickness of the insulation layer. 
     
     
       4. The active device array substrate of  claim 3 , wherein the opening has a depth between about 100 Å and 3000 Å. 
     
     
       5. The active device array substrate of  claim 1 , further comprising at least one common paste disposed on the substrate outside the predetermined sealing region and electrically connected to the pixel array. 
     
     
       6. The active device array substrate of  claim 5 , wherein the shortest distance between the common paste and the predetermined sealing region is greater than or equal to 3000 μm. 
     
     
       7. A liquid crystal display panel, comprising:
 an active device array substrate of  claim 1 ; 
 a color filter substrate disposed above the active device array substrate; and 
 a liquid crystal layer disposed between the active device array substrate and the color filter substrate.

Cited by (0)

No later patents cite this yet.

References (0)

No backward citations on record.