US8165254B2ActiveUtilityA1

Apparatus and method for receiving signal for extent limitation of timing synchronization in MB-OFDM UWB system

47
Assignee: SHIN CHEOL HOPriority: Dec 17, 2007Filed: Aug 29, 2008Granted: Apr 24, 2012
Est. expiryDec 17, 2027(~1.4 yrs left)· nominal 20-yr term from priority
H04L 27/2665H04L 27/2657H04L 27/2675H04L 27/2656H04L 27/26H04L 7/00
47
PatentIndex Score
0
Cited by
14
References
11
Claims

Abstract

The present invention relates to an apparatus and a method for receiving signal for extent of timing synchronization in MB-OFDM UWB System. The invention divides the digital samples completed of sampling twice as much as minimum sampling clock required to restore the MB-OFDM received signal into ODD data path and EVEN data path, executes the packet detection and timing synchronization for each of divided path and selects the data of path with larger cross correlation value at the timing synchronization point to secure the stable receiving performance in system environment with severe frequency offset and prevent the FTT window shift within preamble section through adding minimum hardware and structural change without increasing the system clock.

Claims

exact text as granted — not AI-modified
1. An apparatus for receiving signal for extent limitation of timing synchronization in multi-band orthogonal frequency division multiplexing ultra wide-band (MB-OFDM UWB) system as a means for synchronization acquisition at receiving structure of MB-OFDM UWB system, the apparatus comprising:
 two shift registers configured to divide digital samples completed of sampling by analog to digital converter (ADC) into a 1 st  and 2 nd  data path; 
 two packet detectors and timing synchronizer configured to execute packet detection and timing synchronization of 1 st  data and 2 nd  data path respectively; 
 a comparator configured to compare the cross correlation value at timing synchronization point at 1 st  and 2 nd  data path; and 
 a path selector configured to select the data of path with larger cross correlation value between above 1 st  data path and 2 nd  data path based on the outcome of comparison executed by the comparator. 
 
     
     
       2. The apparatus of  claim 1 , wherein the digital samples are completed of sampling with twice the minimum sampling clock required to restore the MB-OFDM received signal by above ADC. 
     
     
       3. The apparatus of  claim 1 , wherein the minimum sampling clock is 528 MHz. 
     
     
       4. The apparatus of  claim 1 , wherein the 1 st  data is ODD data and the 2 nd  data is EVEN data. 
     
     
       5. The apparatus of  claim 1 , wherein the extent of timing synchronization is limited to be same or over −0.25 times and less than 0.25 times of same sample section when data of path with larger cross correlation values is selected by the path selector. 
     
     
       6. The apparatus of  claim 5 , wherein the maximum transition value of a Fast Fourier Transform (FFT) window is less than the extent of timing synchronization. 
     
     
       7. A method for receiving signal for extent limitation of timing synchronization in MB-OFDM UWB system as a means for synchronization acquisition in receiving structure of MB-OFDM UWB system, the method comprising:
 executing the sampling with twice minimum sampling clock required to restore the MB-OFDM received signal; 
 dividing the received data completed of sampling into a 1 st  data path and a 2 nd  data path with the minimum sampling clock; 
 executing packet detection and timing synchronization for the 1 st  data path and 2 nd  data path respectively; 
 comparing the cross correlation value at the timing of synchronization point of the 1 st  and 2 nd  data path; and 
 selecting the data of path with larger cross correlation value between the 1 st  and 2 nd  data path. 
 
     
     
       8. The method of  claim 7 , wherein the minimum sampling clock is 528 MHz. 
     
     
       9. The method of  claim 7 , wherein the 1 st  data is ODD data and the 2 nd  data is EVEN data. 
     
     
       10. The method of  claim 7 , wherein the stage where timing synchronization is limited to be same or over −0.25 time and less than 0.25 times of same sample section is added after the path selection. 
     
     
       11. The method of  claim 7 , wherein the maximum transition value of a Fast Fourier Transform (FFT) window is less than the extent of timing synchronization.

Cited by (0)

No later patents cite this yet.

References (0)

No backward citations on record.