US8212257B2ExpiredUtilityA1

Semiconductor device

97
Assignee: KIMURA HAJIMEPriority: Aug 10, 2001Filed: Dec 4, 2009Granted: Jul 3, 2012
Est. expiryAug 10, 2021(expired)· nominal 20-yr term from priority
Inventors:Hajime Kimura
H10D 30/6721H10D 86/441H10D 86/421H10D 86/411H10D 86/0212H10D 86/40H10D 84/811H10D 30/6734H10D 30/6733H10D 30/6715H10D 30/0321H10D 30/0316H10D 30/0314H10D 86/481H10D 86/60G02F 1/13454G02F 1/133H10K 59/1213H10K 59/126H10K 59/1216
97
PatentIndex Score
31
Cited by
31
References
26
Claims

Abstract

Solved is a problem of attenuation of output amplitude due to a threshold value of a TFT when manufacturing a circuit with TFTs of a single polarity. In a capacitor ( 105 ), a charge equivalent to a threshold value of a TFT ( 104 ) is stored. When a signal is inputted thereto, the threshold value stored in the capacitor ( 105 ) is added to a potential of the input signal. The thus obtained potential is applied to a gate electrode of a TFT ( 101 ). Therefore, it is possible to obtain the output having a normal amplitude from an output terminal (Out) without causing the amplitude attenuation in the TFT ( 101 ).

Claims

exact text as granted — not AI-modified
1. A semiconductor device comprising:
 first, second, and third transistors and a capacitor; 
 wherein the first, second, and third transistors are the same conductivity type, 
 wherein a first electrode of the capacitor is electrically connected to a gate of the first transistor, 
 wherein a gate of the second transistor is electrically connected to a first signal input terminal, 
 wherein one of source and drain of the first transistor and one of source and drain of the third transistor are directly connected to a signal output terminal, 
 wherein one of source and drain of the second transistor is electrically connected to a first power supply line, and the other one of source and drain of the second transistor is electrically connected to the signal output terminal, and 
 wherein the other one of source and drain of the third transistor is directly connected to the first electrode of the capacitor. 
 
     
     
       2. A semiconductor device according to  claim 1 , wherein a second electrode of the capacitor is electrically connected to a second signal input terminal. 
     
     
       3. A semiconductor device according to  claim 1 , wherein the other one of source and drain of the first transistor is electrically connected to a second power supply line. 
     
     
       4. A semiconductor device according to  claim 1 , wherein a gate of the third transistor and the other one of the source and the drain of the third transistor are electrically connected to each other. 
     
     
       5. A semiconductor device according to  claim 1 , further comprising a fourth transistor, wherein a gate and one of source and drain of the fourth transistor are electrically connected to the first electrode of the capacitor, and the other one of source and drain of the fourth transistor is electrically connected to a second electrode of the capacitor. 
     
     
       6. A semiconductor device according to  claim 1 , wherein said capacitor has a function of adding a voltage stored in said capacitor to a signal which is inputted from a second signal input terminal and is inputted to the gate of said first transistor. 
     
     
       7. A semiconductor device according to  claim 1 , wherein said conductivity type is an n-channel type. 
     
     
       8. A semiconductor device according to  claim 1 , wherein said conductivity type is a p-channel type. 
     
     
       9. A semiconductor device according to  claim 1 , wherein said capacitor is formed of a capacitance between the gate and one of a source and a drain of a fourth transistor. 
     
     
       10. A semiconductor device according to  claim 1 , wherein said capacitor is formed of two materials selected from the group consisting of an active layer material, a material for forming a gate electrode, and a wiring material, and an insulating layer between said two materials. 
     
     
       11. A semiconductor device according to  claim 1 , wherein a signal inputted to said first signal input terminal is obtained by inverting the polarity of a signal inputted to a second signal input terminal. 
     
     
       12. A display device comprised of the semiconductor device  claim 1 . 
     
     
       13. A display device according to  claim 12 , wherein the display device is applied to electric equipment selected from the group consisting of a liquid crystal display, an OLED display, a video camera, a notebook personal computer, a portable information terminal, an audio reproduction device, a digital camera and a cellular phone. 
     
     
       14. A display device comprising:
 a pixel portion comprising a fifth transistor over a substrate; 
 a driver circuit over the substrate comprising first, second, and third transistors and a capacitor; 
 wherein a first electrode of the capacitor is electrically connected to a gate of the first transistor, 
 wherein a gate of the second transistor is electrically connected to a first signal input terminal, 
 wherein one of source and drain of the first transistor and one of source and drain of the third transistor are directly connected to a signal output terminal, 
 wherein one of source and drain of the second transistor is electrically connected to a first power supply line, and the other one of source and drain of the second transistor is electrically connected to the signal output terminal, and 
 wherein the other one of source and drain of the third transistor is directly connected to the first electrode of the capacitor. 
 
     
     
       15. A display device according to  claim 14 , wherein a second electrode of the capacitor is electrically connected to a second signal input terminal. 
     
     
       16. A display device according to  claim 14 , wherein the other one of source and drain of the first transistor is electrically connected to a second power supply line. 
     
     
       17. A display device according to  claim 14 , wherein a gate and the other one of the source and the drain of the third transistor are electrically connected to each other. 
     
     
       18. A display device according to  claim 14 , further comprising a fourth transistor, wherein a gate and one of source and drain of the fourth transistor are electrically connected to the first electrode of the capacitor, and the other one of source and drain of the fourth transistor is electrically connected to a second electrode of the capacitor. 
     
     
       19. A display device according to  claim 14 , wherein the driver circuit comprises at least a circuit selected from the group consisting of a shift register circuit, a latch circuit, a buffer circuit, a level shift circuit and an amplifier. 
     
     
       20. A display device according to  claim 14 , wherein the display device is applied to electric equipment selected from the group consisting of a liquid crystal display, an OLED display, a video camera, a notebook personal computer, a portable information terminal, an audio reproduction device, a digital camera and a cellular phone. 
     
     
       21. A liquid crystal display device comprising:
 a pixel portion comprising a fifth transistor and a liquid crystal over a substrate; 
 a driver circuit over the substrate comprising first, second, and third transistors and a capacitor; 
 wherein the first, second, third, and fifth transistors are the same conductivity type, 
 wherein a first electrode of the capacitor is electrically connected to a gate of the first transistor, 
 wherein a gate of the second transistor is electrically connected to a first signal input terminal, 
 wherein one of source and drain of the first transistor and one of source and drain of the third transistor are directly connected to a signal output terminal, 
 wherein one of source and drain of the second transistor is electrically connected to a first power supply line, and the other one of source and drain of the second transistor is electrically connected to the signal output terminal, and 
 wherein the other one of source and drain of the third transistor is directly connected to the first electrode of the capacitor. 
 
     
     
       22. A liquid crystal display device according to  claim 21 , wherein a second electrode of the capacitor is electrically connected to a second signal input terminal. 
     
     
       23. A liquid crystal display device according to  claim 21 , wherein the other one of source and drain of the first transistor is electrically connected to a second power supply line. 
     
     
       24. A liquid crystal display device according to  claim 21 , wherein a gate and the other one of the source and the drain of the third transistor are electrically connected to the each other. 
     
     
       25. A liquid crystal display device according to  claim 21 , further comprising a fourth transistor, wherein a gate and one of source and drain of the fourth transistor are electrically connected to the first electrode of the capacitor, and the other one of source and drain of the fourth transistor is electrically connected to a second electrode of the capacitor. 
     
     
       26. A liquid crystal display device according to  claim 21 , wherein the driver circuit comprises at least a circuit selected from the group consisting of a shift register circuit, a latch circuit, a buffer circuit, a level shift circuit and an amplifier.

Cited by (0)

No later patents cite this yet.

References (0)

No backward citations on record.