US8724354B2ActiveUtilityA1

Multi-phase inverter control device and current control method for the same

Assignee: CHEN HUNG-CHIPriority: Jan 17, 2012Filed: Apr 13, 2012Granted: May 13, 2014
Est. expiryJan 17, 2032(~5.5 yrs left)· nominal 20-yr term from priority
H02M 7/53873
42
PatentIndex Score
0
Cited by
19
References
8
Claims

Abstract

The present invention provides a multi-phase inverter control device and a current control method for the same. The multi-phase inverter control device comprises a discrete circuit receiving CT IOCCS, CT IOCS and CT LIVS, and converting them into a plurality of DT signals; a multi-dimensional quantization circuit calculating according to an MDFQCC (Multi-Dimensional Feedback Quantization Current Control) algorithm to obtain DT IOVS for determining a plurality of switching signals; a driver circuit receiving the switching signals, and converting the switching signals into a plurality of switch driving signals; and an inverter circuit receiving the switch driving signals to output voltage across the load. The present invention decreases switching frequency, reduces switching loss and controls the inverter to output current efficiently.

Claims

exact text as granted — not AI-modified
What is claimed is: 
     
       1. A multi-phase inverter control device, which is used to output voltages across at least one load that yields a continuous-time (CT) inverter output current signal (IOCS) in matrix and feeds a CT load-side inherent voltage signals (LIVS), comprising
 a discrete circuit receiving a CT inverter output current command signal (IOCCS), said CT IOCS and said CT LIVS, and converting them into a plurality of discrete-time (DT) signals; 
 a multi-dimensional quantization circuit electrically connecting with said discrete circuit, receiving said DT signals, and calculating according to an MDFQCC (Multi-Dimensional Feedback Quantization Current Control) algorithm to obtain a DT inverter output voltage signal (IOVS) for determining a plurality of switching signals; 
 a driver circuit electrically connecting with said multi-dimensional quantization circuit, receiving said switching signals, and converting said switching signals into a plurality of switch driving signals; and 
 an inverter circuit electrically connecting said driver circuit and said load, and receiving said switch driving signals to drive said load, whereafter said load yields said CT IOCS and said CT LIVS to said discrete circuit; 
 wherein said DT signals include a DT IOCCS, a DT IOCS, and a DT LIVS, and wherein said discrete circuit receives said CT IOCCS, said CT IOCS and said CT LIVS, and converts them into said DT IOCCS, said DT IOCS, and said DT LIVS, respectively. 
 
     
     
       2. The multi-phase inverter control device according to  claim 1 , wherein said inverter circuit at least comprises an upper arm switch and a lower arm switch, and wherein said upper arm switch and said lower arm switch are connected with each other in series, and wherein there are 2 n  sets of switching signal configurations, and wherein n is a superscript and equal to a count of switches in said upper arm switch or said lower arm switch. 
     
     
       3. The multi-phase inverter control device according to  claim 2 , wherein said multi-dimensional quantization circuit has a built-in lookup unit containing 2 n  sets of switching signal configurations. 
     
     
       4. The multi-phase inverter control device according to  claim 1 , wherein said load is in a Δ connection or a Y connection. 
     
     
       5. A current control method for a multi-phase inverter control device that is used to output voltages across at least one load yielding a continuous-time (CT) inverter output current signal (IOCS) in matrix and feeds a CT load-side inherent voltage signals (LIVS), comprising
 Step (A): receiving a continuous-time (CT) inverter output current command signals (IOCCS), said CT inverter output current signal (IOCS) and said CT load-side inherent voltage signals (LIVS), and converting them into a plurality of discrete-time (DT) signals; 
 Step (B): converting said DT signals into a DT inverter output voltage signal (IOVS) to determine a plurality of switching signals according to an MDFQCC (Multi-Dimensional Feedback Quantization Current Control) algorithm; 
 Step (C): generating a plurality of switch driving signals according to said switching signals, and then generating an inverter output current to determine a switching signal configuration in a lookup unit for driving said load; and 
 Step (D): said load yielding said CT IOCS and said CT LIVS, and then returning to Step (A); 
 wherein said DT signals include DT IOCCS, DT IOCS, and DT LIVS, and wherein in said Step (A), said CT IOCCS, said CT IOCS and said CT LIVS are received and respectively converted into said DT IOCCS, said DT IOCS, and said DT LIVS. 
 
     
     
       6. The current control method for a multi-phase inverter control device according to  claim 5 , wherein said MDFQCC algorithm includes
 Step (a): expressing said DT IOCCS, said DT IOCS, and said DT LIVS as state-space equations; 
 Step (b): finding a corresponding minimum error energy signal from said state-space equations; and 
 Step (c): generating said DT IOVS corresponding to said minimum error energy signal. 
 
     
     
       7. The current control method for a multi-phase inverter control device according to  claim 6 , wherein said state-space equations are expressed as 
       
         
           
             
               
                 x 
                 ⁡ 
                 
                   [ 
                   
                     n 
                     + 
                     1 
                   
                   ] 
                 
               
               = 
               
                 
                   A 
                   · 
                   
                     x 
                     ⁡ 
                     
                       [ 
                       n 
                       ] 
                     
                   
                 
                 + 
                 
                   B 
                   · 
                   
                     
                       i 
                       * 
                     
                     ⁡ 
                     
                       [ 
                       n 
                       ] 
                     
                   
                 
                 - 
                 
                   B 
                   · 
                   
                     i 
                     ⁡ 
                     
                       [ 
                       
                         n 
                         - 
                         1 
                       
                       ] 
                     
                   
                 
                 + 
                 
                   
                     
                       T 
                       s 
                     
                     L 
                   
                   ⁢ 
                   
                     B 
                     · 
                     
                       ( 
                       
                         
                           e 
                           ⁡ 
                           
                             [ 
                             n 
                             ] 
                           
                         
                         - 
                         
                           v 
                           ⁡ 
                           
                             [ 
                             n 
                             ] 
                           
                         
                       
                       ) 
                     
                   
                 
               
             
           
         
         
           
             
               
                 E 
                 ⁡ 
                 
                   ( 
                   n 
                   ) 
                 
               
               = 
               
                 
                   v 
                   ⁡ 
                   
                     [ 
                     n 
                     ] 
                   
                 
                 ⁢ 
                 
                   ( 
                   
                     
                       2 
                       ⁢ 
                       
                           
                       
                       ⁢ 
                       
                         D 
                         · 
                         
                           i 
                           ⁡ 
                           
                             [ 
                             
                               n 
                               - 
                               1 
                             
                             ] 
                           
                         
                       
                     
                     - 
                     
                       2 
                       ⁢ 
                       
                           
                       
                       ⁢ 
                       
                         C 
                         · 
                         
                           x 
                           ⁡ 
                           
                             [ 
                             n 
                             ] 
                           
                         
                       
                     
                     - 
                     
                       2 
                       ⁢ 
                       
                         D 
                         · 
                         
                           
                             i 
                             * 
                           
                           ⁡ 
                           
                             [ 
                             n 
                             ] 
                           
                         
                       
                     
                     + 
                     
                       
                         
                           T 
                           s 
                         
                         L 
                       
                       ⁢ 
                       
                         D 
                         · 
                         
                           v 
                           ⁡ 
                           
                             [ 
                             n 
                             ] 
                           
                         
                       
                     
                     + 
                     
                       2 
                       ⁢ 
                       
                         
                           T 
                           s 
                         
                         L 
                       
                       ⁢ 
                       
                         D 
                         · 
                         
                           e 
                           ⁡ 
                           
                             [ 
                             n 
                             ] 
                           
                         
                       
                     
                   
                   ) 
                 
               
             
           
         
         wherein x[n] is a 3m×1 state variable matrix, A, B, C and D respectively 3m×3m parameter matrixes (m is a positive integer), i*[n] said DT IOCCS, i[n] said DT IOCS, T s  a sampling period, L a load-side equivalent inductance per phase, e[n] said DT LIVS, v[n] said DT IOVS, and E(n) said error energy signal. 
       
     
     
       8. The current control method for a multi-phase inverter control device according to  claim 6 , wherein said Step (b) further comprises finding said minimum error energy signal according to several switching signal configurations of said lookup unit to determine said switching signals when said DT IOCCS, said DT IOCS, and said DT LIVS are expressed as said state-space equations.

Join the waitlist — get patent alerts

Track US8724354B2 — get alerts on status changes and closely related new filings.

We store only your email — no account needed. See our privacy policy.