P
US8730340B2ActiveUtilityPatentIndex 21

Apparatus and method for processing wide dynamic range image

Assignee: CHIOU BOR-WENPriority: Dec 31, 2010Filed: Nov 1, 2011Granted: May 20, 2014
Est. expiryDec 31, 2030(~4.5 yrs left)· nominal 20-yr term from priority
Inventors:CHIOU BOR WENLEO WUN-YOUNG
H04N 23/741
21
PatentIndex Score
0
Cited by
17
References
22
Claims

Abstract

Apparatus and method for processing wide dynamic range (WDR) image are disclosed. The WDR image processing apparatus could be integrated within an image sensor or an image backend apparatus. Whether the m-th bit of the sensing image signal is equal to 1 is determined. If the m-th bit is equal to 1, then the values corresponding to the m-th to the (m−r)-th bits are added by first offset to output a WDR image signal. If the m-th bit is not equal to 1, then whether the (m−1)-th bit is equal to 1 is determined. If the (m−1)-th bit is equal to 1, then the values corresponding to the (m−1)-th to the (m−s)-th bits are added by a second offset to output the WDR image signal. The same processing is applied up to the (m−t)-th bit, m, n, r, s and t are positive integers, and m is greater than n.

Claims

exact text as granted — not AI-modified
What is claimed is: 
     
       1. A wide dynamic range (WDR) image processing apparatus, comprising:
 a sensor interface for coupling an image sensor; 
 a backend interface for coupling an image backend apparatus; 
 a WDR image processing engine for electrically connecting the sensor interface and the backend interface, and outputting an n-bit WDR image signal to the backend interface according to an m-bit sensing image signal, wherein the sensing image signal comprises a first bit to an m-th bit in continuity, the WDR image processing engine determines whether the value of the m-th bit is equal to 1, if the value of the m-th bit is equal to 1, then the values corresponding to the m-th bit to an (m−r)-th bit are added by a first offset to output a WDR image signal, and if the value of the m-th bit is not equal to 1, then whether the value of an (m−1)-th bit is equal to 1 is determined, if the value of the (m−1)-th bit is equal to 1, then the values corresponding to the (m−1)-th bit to an (m−s)-th bit are added by a second offset to output the WDR image signal; and 
 a control circuit for controlling the sensor interface, the backend interface and the WDR image processing engine; 
 wherein, m, n, r and s are positive integers, and m is greater than n. 
 
     
     
       2. The WDR image processing apparatus according to  claim 1 , wherein the m-th bit is a most significant bit (MSB) and the first bit is a least significant bit (LSB). 
     
     
       3. The WDR image processing apparatus according to  claim 1 , wherein the sensing image signal and the WDR image signal form a progressive step non-linear mapping. 
     
     
       4. The WDR image processing apparatus according to  claim 3 , wherein the progressive step non-linear mapping at least comprises a first mapping range and a second mapping range, the first mapping range is p-to-1, and the second mapping range is q-to-1;
 wherein, p and q are positive integers, and p is not equal to q. 
 
     
     
       5. The WDR image processing apparatus according to  claim 1 , wherein the sensor interface is for outputting the sensing image signal to the WDR image processing engine. 
     
     
       6. The WDR image processing apparatus according to  claim 1 , further comprising:
 a decompanding unit for decompanding a companding image signal into the sensing image signal, wherein the sensor interface is for outputting the companding image signal to the decompanding unit. 
 
     
     
       7. The WDR image processing apparatus according to  claim 1 , wherein the control circuit comprises:
 a sensor controller for controlling the sensor interface; 
 a backend controller for controlling the backend interface; 
 a main controller for controlling the sensor controller, the backend controller and the WDR image processing engine. 
 
     
     
       8. The WDR image processing apparatus according to  claim 1 , wherein the WDR image processing apparatus is integrated within the image sensor. 
     
     
       9. The WDR image processing apparatus according to  claim 1 , wherein the WDR image processing apparatus is integrated within the image backend apparatus. 
     
     
       10. The WDR image processing apparatus according to  claim 1 , wherein the sensing image signal is transmitted to the WDR image processing engine in serial. 
     
     
       11. The WDR image processing apparatus according to  claim 1 , wherein the sensing image signal is transmitted to the WDR image processing engine in parallel. 
     
     
       12. The WDR image processing apparatus according to  claim 1 , wherein the WDR image signal is transmitted to the backend interface in serial. 
     
     
       13. The WDR image processing apparatus according to  claim 1 , wherein the WDR image signal is transmitted to the backend interface in parallel. 
     
     
       14. A wide dynamic range (WDR) image processing method for converting a m-bit sensing image signal into an n-bit WDR image signal and outputting the WDR image signal to an image backend apparatus, m is greater than n, the sensing image signal comprises a first bit to a m-th bit in continuity, and the WDR image processing method comprises the following steps:
 determining whether the value of the m-th bit is equal to 1; 
 adding a first offset to the values corresponding to the m-th bit to an (m−r)-th bit to output a WDR image signal if the value of the m-th bit is equal to 1; 
 determining whether the value of an (m−1)-th bit is equal to 1 if the value of the m-th bit is not equal to 1; and 
 adding a second offset to the values corresponding to the (m−1)-th bit to an (m−s)-th bit to output the WDR image signal if the value of the (m−1)-th bit is equal to 1; 
 wherein, m, n, r and s are positive integers, and m is greater than n. 
 
     
     
       15. The WDR image processing method according to  claim 14 , wherein the m-th bit is a most significant bit (MSB) and the first bit is a least significant bit (LSB). 
     
     
       16. The WDR image processing method according to  claim 14 , wherein the sensing image signal and the WDR image signal form a progressive step non-linear mapping. 
     
     
       17. The WDR image processing method according to  claim 16 , wherein the progressive step non-linear mapping at least comprises a first mapping range and a second mapping range, the first mapping range is p-to-1, and the second mapping range is q-to-1;
 wherein, p and q are positive integers, and p is not equal to q. 
 
     
     
       18. The WDR image processing method according to  claim 14 , further comprising:
 decompanding a companding image signal into the sensing image signal. 
 
     
     
       19. The WDR image processing method according to  claim 14 , wherein the sensing image signal is transmitted to a WDR image processing engine in serial. 
     
     
       20. The WDR image processing method according to  claim 14 , wherein the sensing image signal is transmitted to a WDR image processing engine in parallel. 
     
     
       21. The WDR image processing method according to  claim 14 , wherein the WDR image signal is transmitted to a backend interface in serial. 
     
     
       22. The WDR image processing method according to  claim 14 , wherein the WDR image signal is transmitted to a backend interface in parallel.

Cited by (0)

No later patents cite this yet.

References (0)

No backward citations on record.