US9977734B2ActiveUtilityA1

Information processing device, non-transitory computer readable recording medium, and information processing system

82
Assignee: TOSHIBA MEMORY CORPPriority: Dec 11, 2014Filed: Mar 12, 2015Granted: May 22, 2018
Est. expiryDec 11, 2034(~8.4 yrs left)· nominal 20-yr term from priority
G06F 12/0246G06F 2212/7205G06F 2212/7207G06F 2212/7202G06F 2212/7201
82
PatentIndex Score
3
Cited by
10
References
12
Claims

Abstract

According to one embodiment, an information processing device includes a nonvolatile memory, assignment unit, and transmission unit. The assignment unit assigns logical address spaces to spaces. Each of the spaces is assigned to at least one write management area included in a nonvolatile memory. The write management area is a unit of an area which manages the number of write. The transmission unit transmits a command for the nonvolatile memory and identification data of a space assigned to a logical address space corresponding to the command.

Claims

exact text as granted — not AI-modified
What is claimed is: 
     
       1. An information processing device communicating with a memory system, wherein
 the memory system comprises a nonvolatile memory comprising a first namespace including first erase unit areas and a second namespace including second erase unit areas, and a controller controlling the nonvolatile memory, 
 the information processing device is external to the memory system, the information processing device comprises a processor executing first to fourth programs, and 
 the processor 
 assigns, when a first characteristic feature of a first logical address space corresponding to the first program and a second characteristic feature of a second logical address space corresponding to the second program are different, the first and second logical address spaces to the first namespace, 
 assigns, when a third characteristic feature of a third logical address space corresponding to the third program and a fourth characteristic feature of a fourth logical address space corresponding to the fourth program are different, the third and fourth logical address spaces to the second namespace, 
 transmits a write command, identification data of a namespace assigned to a logical address space corresponding to the write command, write data, and logical address of the write data, to the controller, and 
 transmits a read command, the identification data, and a logical address of read data, to the controller, and receives the read data from the controller. 
 
     
     
       2. The information processing device according to  claim 1 , wherein
 the processor calculates first to fourth write frequencies for the first to fourth logical address spaces, and 
 assigns the first and second logical address spaces to the first namespace, and assigns the third and fourth logical address spaces to the second namespace, based on the first to fourth write frequencies for the first to fourth logical address spaces. 
 
     
     
       3. The information processing device according to  claim 1 , wherein
 the processor transmits the write command, the identification data of the namespace assigned to the logical address space of a program transmitting the write command, the write data, and a size of the write data. 
 
     
     
       4. A non-transitory computer readable recording medium which stores a program causing a computer to function as:
 an assignment unit; and 
 a transmission unit, wherein 
 the computer communicates with a memory system and comprises a processor executing first to fourth programs, 
 the memory system comprises a nonvolatile memory comprising a first namespace including first erase unit areas and a second namespace including second erase unit areas, and a controller controlling the nonvolatile memory, 
 the assignment unit is external to the memory system, the assignment unit assigns, when a first characteristic feature of a first logical address space corresponding to the first program and a second characteristic feature of a second logical address space corresponding to the second program are different, the first and second logical address spaces to the first namespace, 
 the assignment unit assigns, when a third characteristic feature of a third logical address space corresponding to the third program and a fourth characteristic feature of a fourth logical address space corresponding to the fourth program are different, the third and fourth logical address spaces to the second namespace, 
 the transmission unit transmits identification data of a namespace assigned to a logical address space corresponding to the write command, write data, and a logical address of the write data, to the controller, and 
 the transmission unit transmits a read command, the identification data, and a logical address of read data, to the controller, and receives the read data from the controller. 
 
     
     
       5. The information processing device according to  claim 1 , wherein the first to fourth characteristic features are features other than an order of the first to fourth logical address spaces. 
     
     
       6. The non-transitory computer readable medium according to  claim 4 , wherein the first to fourth characteristic features are features other than an order of the first to fourth logical address spaces. 
     
     
       7. The information processing device of  claim 1 , wherein the processor assigns the first logical address space corresponding to the first program to the first namespace based on a first program identifier, assigns the second logical address space corresponding to the second program to the first namespace based on a second program identifier, assigns the third logical address space corresponding to the third program to the second namespace based on a third program identifier, and assigns the fourth logical address space corresponding to the fourth program to the second namespace based on a fourth program identifier. 
     
     
       8. The non-transitory computer readable recording medium according to  claim 4 , wherein the assignment unit assigns the first logical address space corresponding to the first program to the first namespace based on a first program identifier, assigns the second logical address space corresponding to the second program to the first namespace based on a second program identifier, assigns the third logical address space corresponding to the third program to the second namespace based on a third program identifier, and assigns the fourth logical address space corresponding to the fourth program to the second namespace based on a fourth program identifier. 
     
     
       9. An information processing system comprising the information processing device according to  claim 1  and the memory system, wherein
 the controller assigns the first erase unit areas to the first namespace and assigns the second erase unit areas to the second namespace, 
 receives the write command, the identification data, the write data, and the logical address, from the information processing device, 
 associates the logical address and the identification data with a physical address corresponding to the namespace indicated by the identification data, and 
 writes the write data at a position indicated by the physical address. 
 
     
     
       10. The information processing system according to  claim 9 , wherein the controller
 receives the read command, the identification data, the logical address, from the information processing device, 
 translates the logical address into the physical address based on the logical address and the identification data associated with the physical address, 
 reads the read data from the position indicated by the physical address, and 
 sends the read data to the information processing device. 
 
     
     
       11. The information processing device of  claim 1 , wherein the first to fourth characteristic features are write frequencies. 
     
     
       12. The non-transitory computer readable medium according to  claim 4 , wherein the first to fourth characteristic features are write frequencies.

Cited by (0)

No later patents cite this yet.

References (0)

No backward citations on record.