P
USH1970HExpiredUtilityPatentIndex 52

Variable function programmed system

Assignee: TEXAS INSTRUMENTS INCPriority: Jul 19, 1971Filed: Feb 1, 1990Granted: Jun 5, 2001
Est. expiryJul 19, 1991(expired)· nominal 20-yr term from priority
Inventors:BOONE GARY WCOCHRAN MICHAEL J
G09G 3/04G06F 15/02G06F 3/1407
52
PatentIndex Score
1
Cited by
14
References
16
Claims

Abstract

A variable function calculator utilizes a fixed program memory array such as a programmed read only memory in which a number of programs are stored depending upon the desired functions of the calculator. The calculator also includes a program counter, an instruction register, control decoders, jump-condition circuits, a clock generator, a timing generator, digit and FLAG mask decoders, key input logic, a register and FLAG data storage array, a decimal and FLAG arithmetic logic unit, an output decoder, and a digit scanner which scans both the keyboard and display outputs. Aside from providing basic desk top calculator functions, the read only memory may be programmed so that the system provides metering functions, arithmetic teaching functions, control functions, etc.. A preferred embodiment of the invention is capable of being fabricated as a monolithic integrated semiconductor system utilizing contemporary metal-insulator-semiconductor techniques.

Claims

exact text as granted — not AI-modified
What is claimed is:  
     
       1. A computer system comprising: 
       a single chip stored program digital computer implemented on a single integrated circuit chip, said single chip stored program digital computer including:  
       (1) an integrated circuit read only memory storing computer instructions, wherein said integrated circuit read only memory is implemented on said single integrated circuit chip;  
       (2) an integrated circuit alterable memory storing computer operands, wherein said integrated circuit alterable memory is implemented on said single integrated circuit chip; and,  
       (3) an integrated circuit processing circuit coupled to the integrated circuit alterable memory and processing the computer operands stored by said integrated circuit alterable memory in response to the computer instructions stored by said integrated circuit read only memory, wherein said integrated circuit processing circuit is implemented on said single integrated circuit chip.  
     
     
       2. A computer system as set forth in claim  1 , wherein said integrated circuit read only memory is a computer main program memory. 
     
     
       3. A computer system as set forth in claim  1 , further comprising an integrated circuit decoder circuit executing a plurality of states under control of an instruction stored in said integrated circuit read only memory, wherein said integrated circuit decoder circuit is implemented on said single integrated circuit chip. 
     
     
       4. A computer system as set forth in claim  1 , further comprising an integrated circuit decoder circuit executing a plurality of sequential states under control of an instruction stored in said integrated circuit read only memory, wherein said integrated circuit decoder circuit is implemented on said single integrated circuit chip. 
     
     
       5. A computer system as set forth in claim  1 , further comprising: 
       an integrated circuit address register storing an instruction address, wherein said integrated circuit address register is implemented on said single integrated circuit chip, and  
       an integrated circuit instruction access circuit accessing an instruction stored by said integrated circuit read only memory in response to the instruction address stored by said integrated circuit address register, wherein said integrated circuit instruction access circuit is implemented on said single integrated circuit chip.  
     
     
       6. A computer system as set forth in claim  1 , further comprising a communication device communicating with an operator in response to the instructions stored by said integrated circuit read only memory. 
     
     
       7. A stored program data processor system comprising: 
       an input device generating input business information and  
       a single chip integrated circuit data processor processing data in response to a stored program, said single chip integrated circuit data processor including  
       (a) an integrated circuit read only main memory storing a program, wherein said integrated circuit read only main memory is included on said single chip;  
       (b) an integrated circuit alterable memory storing operands, wherein said integrated circuit alterable memory is included on said single chip;  
       (c) an integrated circuit input circuit generating a processor input signal in response to the input business information generated by said input device in response to the program stored in said integrated circuit read only main memory, wherein said integrated circuit input circuit is included on said single chip;  
       (d) an integrated circuit storing circuit storing an operand into said integrated circuit alterable memory in response to the program stored by said integrated circuit read only main memory and in response to the processor input signal generated by said integrated circuit input circuit, wherein said integrated circuit storing circuit is included on said single chip;  
       (e) an integrated circuit processing circuit processing operands stored by said integrated circuit alterable memory in response to the program stored by said integrated circuit read only main memory, wherein said integrated circuit processing circuit is included on said single chip; and  
       (f) an integrated circuit output circuit outputting business information in response to the program stored by said integrated circuit read only main memory in response to the processing of operands by said integrated circuit processing circuit, wherein said integrated circuit output circuit is included on said single chip.  
     
     
       8. A computer system comprising: 
       an input device generating a digital input signal;  
       a single chip integrated circuit digital computer coupled to said input device and generating a digital output signal in response to the digital input signal generated by said input device, said single chip integrated circuit digital computer including:  
       (a) an integrated circuit read only main memory included on said single chip and storing a computer program,  
       (b) an integrated circuit alterable memory included on said single chip and storing computer operands,  
       (c) an integrated circuit processing circuit included on said single chip and coupled to said integrated circuit alterable memory, to said integrated circuit read only memory, and to said input device and processing a computer operant stored by said integrated circuit alterable memory on the same chip in response to the computer program stored by said integrated circuit read only main memory on said single chip in response to the digital input signal, and  
       (d) an integrated circuit output circuit included on said single chip and coupled to said integrated circuit processing circuit and generating the digital output signal in response to the computer program stored by said integrated circuit read only main signal responsive processing of a computer operand by said processing circuit on said single chip; and  
       a process controller coupled to said integrated circuit output circuit and controlling a process in response to the digital output signal.  
     
     
       9. A computer system as set forth in claim  8 , wherein said integrated circuit output circuit is arranged to generate the digital output signal as a serial digital output signal. 
     
     
       10. A computer on a chip comprising: 
       an integrated circuit chip having a computer implemented thereon;  
       an integrated circuit main memory storing computer instructions, wherein said integrated circuit main memory is included on said integrated circuit chip;  
       an integrated circuit operand memory storing operands, wherein said integrated circuit operand memory is included on said integrated circuit chip; and  
       an integrated circuit processing circuit processing the operands stored by said integrated circuit operand memory in response to the instructions stored by said integrated circuit main memory, wherein said processing circuit is included on said integrated circuit chip.  
     
     
       11. A computer on a chip as set forth in claim  10 , wherein said integrated circuit main memory includes an integrated circuit read only memory storing the instructions in read only form. 
     
     
       12. A computer on a chip as set forth in claim  10 , wherein said integrated circuit operand memory includes an integrated circuit random access memory storing the operands in random access form. 
     
     
       13. A computer on a chip as set forth in claim  10 , further comprising at least one additional integrated circuit chip; wherein said additional integrated circuit chip includes an interface circuit coupled to said computer integrated circuit chip and transferring information between said integrated circuit chip and an external device. 
     
     
       14. A computer on a chip as set forth in claim  10 , further comprising: 
       an integrated circuit output circuit coupled to said integrated circuit processing circuit and generating a display output signal, wherein said integrated circuit operand memory is included on said integrated circuit chip, and  
       an operator display coupled to said integrated circuit output circuit and displaying information in response to the display output signal.  
     
     
       15. A computer on a chip as set forth in claim  10 , further comprising an integrated circuit serial output circuit generating a serial output operand in response to at least one of the computer instructions stored by said integrated circuit main memory, wherein said serial output circuit is included on said chip. 
     
     
       16. A stored program data processor system as set forth in claim  7 , wherein said integrated circuit output circuit is arranged to a output the business information in serial form.

Cited by (0)

No later patents cite this yet.

References (0)

No backward citations on record.