P
USRE41516EExpiredUtilityPatentIndex 51

Socketless/boardless test interposer card

Assignee: LSI CORPPriority: Nov 27, 2002Filed: Dec 30, 2005Granted: Aug 17, 2010
Est. expiryNov 27, 2022(expired)· nominal 20-yr term from priority
Inventors:GRILLETTO CARLO
G01R 31/2889H05K 1/0268G01R 1/07378H05K 1/141H05K 1/117H05K 1/0298H05K 1/112
51
PatentIndex Score
0
Cited by
3
References
12
Claims

Abstract

An interposer card used during qualification tests on integrated circuit packages is disclosed that eliminates the need for sockets and custom boards. The interposer card includes pads for mounting the I/Os of a test package; edge card connectors for connecting the interposer card directly to a test board and for performing bias testing on the test package; and pads for replicating the test package I/Os for connecting the interposer card to an automated electrical testing (ATE) system for performing ATE tests on the test package.

Claims

exact text as granted — not AI-modified
1. An interposer card, comprising:
 a top layer having the  pads for mounting inputs and outputs (I/Os) of a test package; at least one middle layer having a plurality of traces and at least one bus bar for forming gangled  ganged connections of all commonly biased test package I/Os; and a bottom layer having pads that replicate the test package inputs and output (I/Os)  I/Os; and  
 pads for mounting I/Os of a test package; 
 edge card connectors for connecting the interposer card directly to a test board and for performing bias testing on the test package; and  wherein the pads for replicating  that replicate the test package I/Os for connecting  connect the interposer card directly to an automated electrical testing (ATK)  (ATE) system for performing ATE tests on the test package.  
 
     
     
       2. The interposer card of  claim 1  wherein the ganged connections can be singulated by cutting the card along the bus bar. 
     
     
       3. The interposer card of  claim 1  further including vias extending between the top layer, the middle layers, and the bottom layers for routing connections from the test package I/Os to each of the layers. 
     
     
       4. The interposer card of  claim 3  wherein the edge card connectors supply external electrical connections to the interposer card during the B/H/T test. 
     
     
       5. The interposer card of  claim 4  wherein the edge card connectors are located along at least two edges of the interposer card and arranged in quadrants. 
     
     
       6. The interposer card of  claim 4  wherein the edge card connectors are located on top and bottom layers of the interposer card. 
     
     
       7. The interposer card of  claim 3  wherein the at least one middle layer comprises an I/O Vss layer and and I/O Vdd layer. 
     
     
       8. The interposer card of  claim 7  wherein the test package includes negative loop I/Os and positive loop I/Os, the I/O Vss layer including traces that connect all negative loop I/Os in parallel to a first bus bar, and the I/O Vdd layer including traces that connect all positive loop test package I/Os in parallel to a second bus bar. 
     
     
       9. The interposer card of  claim 1  wherein the edge connectors connect to a universal stress board for HAST testing, such that sockets are unnecessary for mounting the interposer card. 
     
     
       10. The interposer card of  claim 9  wherein the universal stress board includes multiple pairs of mating female connectors for receiving the edge card connectors of multiple interposer cards. 
     
     
       11. The interposer card of  claim 10  wherein the each pair of mating female connectors includes a stationary clamp for receiving one side of the interposer card, and an adjustable clamp for receiving the other side of the interposer card. 
     
     
       12. The interposer card of  claim 11  wherein the adjustable clamp can be slid horizontally along the board in order to accommodate different sizes of interposer cards.

Cited by (0)

No later patents cite this yet.

References (0)

No backward citations on record.