Individual holder
BULZACCHELLI JOHN F
US·11 granted patents·2 pending applications·166 citations·filing 2008–2012
Individually held — no corporate assignee on record.
Top patents by PatentIndex Score
13 records- 0196US8841893B2Dual-loop voltage regulator architecture with high DC accuracy and fast response timeBULZACCHELLI JOHN F·Filed 2011·Granted Sep 23, 2014·24 cites·25 claims
- 0296US8624632B2Sense amplifier-type latch circuits with static bias current for enhanced operating frequencyBULZACCHELLI JOHN F·Filed 2012·Granted Jan 7, 2014·24 cites·10 claims
- 0393US8704583B2Capacitive level-shifting circuits and methods for adding DC offsets to output of current-integrating amplifierBULZACCHELLI JOHN F·Filed 2012·Granted Apr 22, 2014·21 cites·21 claims
- 0493US8547732B2Hybrid superconducting-magnetic memory cell and arrayBULZACCHELLI JOHN F·Filed 2012·Granted Oct 1, 2013·14 cites·18 claims
- 0591US8477833B2Circuits and methods for DFE with reduced area and power consumptionBULZACCHELLI JOHN F·Filed 2009·Granted Jul 2, 2013·20 cites·11 claims
- 0690US8681839B2Calibration of multiple parallel data communications lines for high skew conditionsBULZACCHELLI JOHN F·Filed 2010·Granted Mar 25, 2014·16 cites·22 claims
- 0790US8208288B2Hybrid superconducting-magnetic memory cell and arrayBULZACCHELLI JOHN F·Filed 2008·Granted Jun 26, 2012·17 cites·15 claims
- 0887US8558611B2Peaking amplifier with capacitively-coupled parallel input stagesBULZACCHELLI JOHN F·Filed 2012·Granted Oct 15, 2013·13 cites·23 claims
- 0985US9806699B2Circuits and methods for DFE with reduced area and power consumptionBULZACCHELLI JOHN F·Filed 2012·Granted Oct 31, 2017·5 cites·4 claims
- 1083US8085841B2Sampled current-integrating decision feedback equalizer and methodBULZACCHELLI JOHN F·Filed 2008·Granted Dec 27, 2011·11 cites·20 claims
- 1162US8774228B2Timing recovery method and apparatus for an input/output bus with link redundancyBULZACCHELLI JOHN F·Filed 2011·Granted Jul 8, 2014·1 cites·23 claims
- 1248US2013207703A1Edge selection techniques for correcting clock duty cycleBULZACCHELLI JOHN F·Filed 2012·Application pending·0 cites
- 1348US2013207702A1Edge selection techniques for correcting clock duty cycleBULZACCHELLI JOHN F·Filed 2012·Application pending·0 cites
Join the waitlist — get patent alerts
Get an alert when BULZACCHELLI JOHN F files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Counts cover granted patents and pending applications in the PatentIndex corpus. How scoring works →