Assignee
LUICK DAVID A
US·10 granted patents·22 pending applications·57 citations·filing 2006–2012
Top patents by PatentIndex Score
32 records- 0186US8429350B2Cache line use history based done bit modification to D-cache replacement schemeLUICK DAVID A·Filed 2012·Granted Apr 23, 2013·8 cites·4 claims
- 0283US8812822B2Scheduling instructions in a cascaded delayed execution pipeline to minimize pipeline stalls caused by a cache missLUICK DAVID A·Filed 2008·Granted Aug 19, 2014·13 cites·14 claims
- 0378US8756404B2Cascaded delayed float/vector execution pipelineLUICK DAVID A·Filed 2006·Granted Jun 17, 2014·9 cites·20 claims
- 0475US8332587B2Cache line use history based done bit modification to I-cache replacement schemeLUICK DAVID A·Filed 2009·Granted Dec 11, 2012·6 cites·16 claims
- 0575US8171224B2D-cache line use history based done bit based on successful prefetchable counterLUICK DAVID A·Filed 2009·Granted May 1, 2012·6 cites·9 claims
- 0673US8140760B2I-cache line use history based done bit based on successful prefetchable counterLUICK DAVID A·Filed 2009·Granted Mar 20, 2012·5 cites·9 claims
- 0769US8135941B2Vector morphing mechanism for multiple processor coresLUICK DAVID A·Filed 2008·Granted Mar 13, 2012·4 cites·20 claims
- 0866US8095779B2System and method for optimization within a group priority issue schema for a cascaded pipelineLUICK DAVID A·Filed 2008·Granted Jan 10, 2012·3 cites·3 claims
- 0963US8301871B2Predicated issue for conditional branch instructionsLUICK DAVID A·Filed 2006·Granted Oct 30, 2012·2 cites·8 claims
- 1060US8291169B2Cache line use history based done bit modification to D-cache replacement schemeLUICK DAVID A·Filed 2009·Granted Oct 16, 2012·1 cites·6 claims
- 1150US2012210107A1Predicated issue for conditional branch instructionsLUICK DAVID A·Filed 2012·Application pending·0 cites
- 1247US2009210672A1System and Method for Resolving Issue Conflicts of Load InstructionsLUICK DAVID A·Filed 2008·Application pending·0 cites
- 1347US2009210669A1System and Method for Prioritizing Floating-Point InstructionsLUICK DAVID A·Filed 2008·Application pending·0 cites
- 1447US2009006754A1Design structure for l2 cache/nest address translationLUICK DAVID A·Filed 2008·Application pending·0 cites
- 1547US2008162905A1Design structure for double-width instruction queue for instruction executionLUICK DAVID A·Filed 2008·Application pending·0 cites
- 1647US2009204787A1Butterfly Physical Chip Floorplan to Allow an ILP Core Polymorphism PairingLUICK DAVID A·Filed 2008·Application pending·0 cites
- 1747US2009210664A1System and Method for Issue Schema for a Cascaded PipelineLUICK DAVID A·Filed 2008·Application pending·0 cites
- 1847US2009204791A1Compound Instruction Group Formation and ExecutionLUICK DAVID A·Filed 2008·Application pending·0 cites
- 1947US2008162894A1structure for a cascaded delayed execution pipelineLUICK DAVID A·Filed 2008·Application pending·0 cites
- 2047US2008162907A1Structure for self prefetching l2 cache mechanism for instruction linesLUICK DAVID A·Filed 2008·Application pending·0 cites
- 2147US2009210677A1System and Method for Optimization Within a Group Priority Issue Schema for a Cascaded PipelineLUICK DAVID A·Filed 2008·Application pending·0 cites
- 2247US2009204792A1Scalar Processor Instruction Level Parallelism (ILP) Coupled Pair Morph MechanismLUICK DAVID A·Filed 2008·Application pending·0 cites
- 2347US2008162819A1Design structure for self prefetching l2 cache mechanism for data linesLUICK DAVID A·Filed 2008·Application pending·0 cites
- 2447US2008162908A1structure for early conditional branch resolutionLUICK DAVID A·Filed 2008·Application pending·0 cites
- 2547US2009210666A1System and Method for Resolving Issue Conflicts of Load InstructionsLUICK DAVID A·Filed 2008·Application pending·0 cites
- 2645US2008148020A1Low Cost Persistent Instruction Predecoded Issue and DispatcherLUICK DAVID A·Filed 2006·Application pending·0 cites
- 2745US2008141252A1Cascaded Delayed Execution PipelineLUICK DAVID A·Filed 2006·Application pending·0 cites
- 2845US2008140934A1Store-Through L2 Cache ModeLUICK DAVID A·Filed 2006·Application pending·0 cites
- 2944US2007288725A1A Fast and Inexpensive Store-Load Conflict Scheduling and Forwarding MechanismLUICK DAVID A·Filed 2006·Application pending·0 cites
- 3044US2007288734A1Double-Width Instruction Queue for Instruction ExecutionLUICK DAVID A·Filed 2006·Application pending·0 cites
- 3144US2007288732A1Hybrid Branch Prediction SchemeLUICK DAVID A·Filed 2006·Application pending·0 cites
- 3244US2007288733A1Early Conditional Branch ResolutionLUICK DAVID A·Filed 2006·Application pending·0 cites
Counts cover granted patents and pending applications in the PatentIndex corpus. How scoring works →