Inventor · disambiguated record
Daniel S. Reed
Also filed as: REED DANIEL · REED DANIEL S · REED DANIEL SEYMOUR
18 granted patents·77 citations·filing 2003–2011
92Inventor score
Top patents by PatentIndex Score
18 records- 0187US8040713B2Bit set modes for a resistive sense memory cell arraySEAGATE TECHNOLOGY LLC·Filed 2009·Granted Oct 18, 2011·17 cites·20 claims
- 0283US7940592B2Spin-torque bit cell with unpinned reference layer and unidirectional write currentSEAGATE TECHNOLOGY LLC·Filed 2008·Granted May 10, 2011·14 cites·20 claims
- 0379US8081504B2Computer memory device with status registerCHEN YIRAN·Filed 2008·Granted Dec 20, 2011·11 cites·20 claims
- 0479US7830700B2Resistive sense memory array with partial block update capabilitySEAGATE TECHNOLOGY LLC·Filed 2008·Granted Nov 9, 2010·9 cites·20 claims
- 0568US7944731B2Resistive sense memory array with partial block update capabilitySEAGATE TECHNOLOGY LLC·Filed 2010·Granted May 17, 2011·3 cites·20 claims
- 0666US7114240B2Method for fabricating giant magnetoresistive (GMR) devicesHONEYWELL INT INC·Filed 2003·Granted Oct 3, 2006·5 cites·11 claims
- 0764US7944729B2Simultaneously writing multiple addressable blocks of user data to a resistive sense memory cell arraySEAGATE TECHNOLOGY LLC·Filed 2009·Granted May 17, 2011·5 cites·20 claims
- 0863US8213259B2Non-volatile memory cell with resistive sense element block erase and uni-directional writeREED DANIEL S·Filed 2010·Granted Jul 3, 2012·3 cites·20 claims
- 0957US8098538B2Spin-torque bit cell with unpinned reference layer and unidirectional write currentREED DANIEL SEYMOUR·Filed 2011·Granted Jan 17, 2012·2 cites·20 claims
- 1056US8194437B2Computer memory device with multiple interfacesCHEN YIRAN·Filed 2009·Granted Jun 5, 2012·3 cites·17 claims
- 1153US7885097B2Non-volatile memory array with resistive sense element block erase and uni-directional writeSEAGATE TECHNOLOGY LLC·Filed 2009·Granted Feb 8, 2011·2 cites·18 claims
- 1248US8045412B2Multi-stage parallel data transferSEAGATE TECHNOLOGY LLC·Filed 2009·Granted Oct 25, 2011·1 cites·20 claims
- 1348US7426133B2Complementary giant magneto-resistive memory with full-turn word lineHONEYWELL INT INC·Filed 2005·Granted Sep 16, 2008·2 cites·19 claims
- 1446US7383626B2Methods for fabricating giant magnetoresistive (GMR) devicesHONEYWELL INT INC·Filed 2006·Granted Jun 10, 2008·0 cites·5 claims
- 1541US8934281B2Bit set modes for a resistive sense memory cell arrayCHEN YIRAN·Filed 2011·Granted Jan 13, 2015·0 cites·20 claims
- 1636US7474569B2Two-element magnetic memory cellHONEYWELL INT INC·Filed 2006·Granted Jan 6, 2009·0 cites·14 claims
- 1732US7248496B2MRAM read sequence using canted bit magnetizationHONEYWELL INT INC·Filed 2005·Granted Jul 24, 2007·0 cites·20 claims
- 1830US7183042B2Bit end design for pseudo spin valve (PSV) devicesHONEYWELL INT INC·Filed 2003·Granted Feb 27, 2007·0 cites·24 claims
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →