Inventor · disambiguated record
John E. Sheets, Ii
Also filed as: SHEETS II JOHN E · SHEETS II JOHN EDWARD · SHEETS JOHN · SHEETS JOHN E
151 granted patents·13 pending applications·1,407 citations·filing 1996–2019
99Inventor score
Top patents by PatentIndex Score
164 records- 0197US9455313B1High-density integrated circuit via capacitorIBM·Filed 2015·Granted Sep 27, 2016·21 cites·6 claims
- 0297US7227183B2Polysilicon conductor width measurement for 3-dimensional FETsIBM·Filed 2004·Granted Jun 5, 2007·197 cites·11 claims
- 0397US6774734B2Ring oscillator circuit for EDRAM/DRAM performance monitoringIBM·Filed 2002·Granted Aug 10, 2004·91 cites·13 claims
- 0494US10043568B1Optimizing data approximation analysis using low power circuitryIBM·Filed 2017·Granted Aug 7, 2018·11 cites·7 claims
- 0594US8525245B2eDRAM having dynamic retention and performance tradeoffERICKSON KARL R·Filed 2011·Granted Sep 3, 2013·22 cites·9 claims
- 0694US7183780B2Electrical open/short contact alignment structure for active region vs. gate regionIBM·Filed 2004·Granted Feb 27, 2007·62 cites·3 claims
- 0794US6492244B1Method and semiconductor structure for implementing buried dual rail power distribution and integrated decoupling capacitance for silicon on insulator (SOI) devicesIBM·Filed 2001·Granted Dec 10, 2002·81 cites·10 claims
- 0893US10037792B1Optimizing data approximation analysis using low power circuitryIBM·Filed 2017·Granted Jul 31, 2018·11 cites·13 claims
- 0993US8816470B2Independently voltage controlled volume of silicon on a silicon on insulator chipERICKSON KARL R·Filed 2011·Granted Aug 26, 2014·16 cites·6 claims
- 1092US10598710B2Cognitive analysis using applied analog circuitsIBM·Filed 2017·Granted Mar 24, 2020·4 cites·13 claims
- 1192US9916890B1Predicting data correlation using multivalued logical outputs in static random access memory (SRAM) storage cellsIBM·Filed 2017·Granted Mar 13, 2018·10 cites·20 claims
- 1291US8754417B2Vertical stacking of field effect transistor structures for logic gatesCHRISTENSEN TODD ALAN·Filed 2012·Granted Jun 17, 2014·12 cites·5 claims
- 1391US8549363B2Reliability and performance of a system-on-a-chip by predictive wear-out based activation of functional componentsCHER CHEN-YONG·Filed 2010·Granted Oct 1, 2013·19 cites·24 claims
- 1491US6121659ABuried patterned conductor planes for semiconductor-on-insulator integrated circuitIBM·Filed 1998·Granted Sep 19, 2000·127 cites·17 claims
- 1590US9024387B2FinFET with body contactERICKSON KARL R·Filed 2012·Granted May 5, 2015·12 cites·7 claims
- 1690US8492220B2Vertically stacked FETs with series bipolar junction transistorERICKSON KARL R·Filed 2010·Granted Jul 23, 2013·13 cites·1 claims
- 1790US7727887B2Method for improved power distribution in a three dimensional vertical integrated circuitIBM·Filed 2007·Granted Jun 1, 2010·13 cites·18 claims
- 1890US6429099B1Implementing contacts for bodies of semiconductor-on-insulator transistorsIBM·Filed 2000·Granted Aug 6, 2002·41 cites·8 claims
- 1989US8492903B2Through silicon via direct FET signal gatingBARTLEY GERALD K·Filed 2011·Granted Jul 23, 2013·10 cites·10 claims
- 2089US6498057B1Method for implementing SOI transistor source connections using buried dual rail distributionIBM·Filed 2002·Granted Dec 24, 2002·47 cites·8 claims
- 2188US10592209B1Charge-scaling multiplier circuitIBM·Filed 2018·Granted Mar 17, 2020·6 cites·20 claims
- 2287US10418094B2Predicting data correlation using multivalued logical outputs in static random access memory (SRAM) storage cellsIBM·Filed 2018·Granted Sep 17, 2019·6 cites·20 claims
- 2386US8105940B2Power distribution in a vertically integrated circuitCHRISTENSEN TODD ALAN·Filed 2010·Granted Jan 31, 2012·6 cites·20 claims
- 2486US7989918B2Implementing tamper evident and resistant detection through modulation of capacitanceIBM·Filed 2009·Granted Aug 2, 2011·13 cites·20 claims
- 2585US9864006B1Generating a unique die identifier for an electronic chipIBM·Filed 2016·Granted Jan 9, 2018·4 cites·20 claims
- 2685US9245884B1Structure for metal oxide semiconductor capacitorIBM·Filed 2014·Granted Jan 26, 2016·5 cites·11 claims
- 2785US8435851B2Implementing semiconductor SoC with metal via gate node high performance stacked transistorsERICKSON KARL R·Filed 2011·Granted May 7, 2013·7 cites·6 claims
- 2885US6670716B2Silicon-on-insulator (SOI) semiconductor structure for implementing transistor source connections using buried dual rail distributionIBM·Filed 2002·Granted Dec 30, 2003·34 cites·8 claims
- 2984US10236050B2Optimizing data approximation analysis using low power circuitryIBM·Filed 2018·Granted Mar 19, 2019·4 cites·13 claims
- 3084US10224089B2Optimizing data approximation analysis using low bower circuitryIBM·Filed 2018·Granted Mar 5, 2019·4 cites·7 claims
- 3184US7723816B2Implementing decoupling capacitors with hot-spot thermal reduction on integrated circuit chipsIBM·Filed 2008·Granted May 25, 2010·10 cites·12 claims
- 3283US10304522B2Method for low power operation and test using DRAM deviceIBM·Filed 2017·Granted May 28, 2019·6 cites·15 claims
- 3383US9343464B2Implementing eDRAM stacked FET structureGLOBALFOUNDRIES INC·Filed 2013·Granted May 17, 2016·5 cites·9 claims
- 3483US8642456B2Implementing semiconductor signal-capable capacitors with deep trench and TSV technologiesBARTLEY GERALD K·Filed 2012·Granted Feb 4, 2014·6 cites·8 claims
- 3583US6287901B1Method and semiconductor structure for implementing dual plane body contacts for silicon-on-insulator (SOI) transistorsIBM·Filed 2000·Granted Sep 11, 2001·30 cites·8 claims
- 3683US5872697AIntegrated circuit having integral decoupling capacitorIBM·Filed 1996·Granted Feb 16, 1999·61 cites·19 claims
- 3782US9514841B1Implementing eFuse visual security of stored data using EDRAMIBM·Filed 2015·Granted Dec 6, 2016·4 cites·15 claims
- 3882US9018713B2Plural differential pair employing FinFET structureERICKSON KARL R·Filed 2012·Granted Apr 28, 2015·6 cites·6 claims
- 3982US8574982B2Implementing eDRAM stacked FET structureERICKSON KARL ROBERT·Filed 2010·Granted Nov 5, 2013·8 cites·5 claims
- 4082US8466024B2Power domain controller with gated through silicon via having FET with horizontal channelBARTLEY GERALD K·Filed 2010·Granted Jun 18, 2013·6 cites·2 claims
- 4182US6645796B2Method and semiconductor structure for implementing reach through buried interconnect for silicon-on-insulator (SOI) devicesIBM·Filed 2001·Granted Nov 11, 2003·30 cites·8 claims
- 4281US8921199B1Precision IC resistor fabricationIBM·Filed 2013·Granted Dec 30, 2014·5 cites·18 claims
- 4381US7935546B2Method and apparatus for measurement and control of photomask to substrate alignmentIBM·Filed 2008·Granted May 3, 2011·4 cites·9 claims
- 4481US7514276B1Aligning stacked chips using resistance assistanceIBM·Filed 2008·Granted Apr 7, 2009·12 cites·1 claims
- 4581US7009905B2Method and apparatus to reduce bias temperature instability (BTI) effectsIBM·Filed 2003·Granted Mar 7, 2006·29 cites·42 claims
- 4681US6667518B2Method and semiconductor structure for implementing buried dual rail power distribution and integrated decoupling capacitance for silicon on insulator (SOI) devicesIBM·Filed 2002·Granted Dec 23, 2003·26 cites·10 claims
- 4780US9583403B2Implementing resistance defect performance mitigation using test signature directed self heating and increased voltageIBM·Filed 2015·Granted Feb 28, 2017·2 cites·9 claims
- 4880US8823090B2Field-effect transistor and method of creating sameBARTLEY GERALD K·Filed 2011·Granted Sep 2, 2014·5 cites·11 claims
- 4980US8809156B1Method for implementing deep trench enabled high current capable bipolar transistor for current switching and output driver applicationsIBM·Filed 2013·Granted Aug 19, 2014·5 cites·13 claims
- 5080US7868391B23-D single gate inverterIBM·Filed 2009·Granted Jan 11, 2011·7 cites·8 claims
Showing the top 50 of 164 patent records by PatentIndex Score.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →