Inventor · disambiguated record
John G. Ferguson
Also filed as: FERGUSON JOHN · FERGUSON JOHN G · FERGUSON JOHN GARMAN
13 granted patents·12 pending applications·230 citations·filing 1989–2021
93Inventor score
Top patents by PatentIndex Score
25 records- 0192US4971336AEnhanced performance brush sealsROLLS ROYCE PLC·Filed 1989·Granted Nov 20, 1990·56 cites·10 claims
- 0284US8516399B2Collaborative environment for physical verification of microdevice designsPARIS JAMES M·Filed 2010·Granted Aug 20, 2013·22 cites·20 claims
- 0384US8302039B2Secure exchange of information in electronic design automationFERGUSON JOHN G·Filed 2010·Granted Oct 30, 2012·7 cites·12 claims
- 0484US7698664B2Secure exchange of information in electronic design automationFERGUSON JOHN G·Filed 2007·Granted Apr 13, 2010·10 cites·17 claims
- 0583US10185799B2Verification of photonic integrated circuitsMENTOR GRAPHICS CORP·Filed 2015·Granted Jan 22, 2019·7 cites·27 claims
- 0682US5174582ASprung brush sealsROLLS ROYCE PLC·Filed 1991·Granted Dec 29, 1992·47 cites·5 claims
- 0780US8572533B2Waiving density violationsFERGUSON JOHN G·Filed 2011·Granted Oct 29, 2013·8 cites·19 claims
- 0878US7222312B2Secure exchange of information in electronic design automationFERGUSON JOHN G·Filed 2004·Granted May 22, 2007·21 cites·13 claims
- 0977US7353468B2Secure exchange of information in electronic design automationFERGUSON JOHN G·Filed 2004·Granted Apr 1, 2008·21 cites·18 claims
- 1075US8555212B2ManufacturabilitySAWICKI JOSEPH D·Filed 2008·Granted Oct 8, 2013·9 cites·20 claims
- 1169US7284214B2In-line XOR checking of master cells during integrated circuit design rule checkingMENTOR GRAPHICS CORP·Filed 2004·Granted Oct 16, 2007·21 cites·84 claims
- 1259US10089432B2Rule-check waiverFERGUSON JOHN G·Filed 2011·Granted Oct 2, 2018·1 cites·20 claims
- 1354US10929590B2Verification of photonic integrated circuitsMENTOR GRAPHICS CORP·Filed 2018·Granted Feb 23, 2021·0 cites·18 claims
- 1451US2008148348A1Secure exchange of information in electronic design automationFERGUSON JOHN G·Filed 2008·Application pending·0 cites
- 1548US2014040850A1ManufacturabilityMENTOR GRAPHICS CORP·Filed 2013·Application pending·0 cites
- 1646US2010257496A1Design-Rule-Check WaiverFERGUSON JOHN G·Filed 2009·Application pending·0 cites
- 1746US2024303402A1Shape matching-based layout versus schematic for photonic circuitsSIEMENS IND SOFTWARE INC·Filed 2021·Application pending·0 cites
- 1845US2008282181A1Executable Application Configuration Information Processing SystemSIEMENS MEDICAL SOLUTIONS·Filed 2007·Application pending·0 cites
- 1944US2013263074A1Analog Rule Check WaiverMENTOR GRAPHICS CORP·Filed 2013·Application pending·0 cites
- 2044US2005234684A1Design for manufacturabilityMENTOR GRAPHICS CORP·Filed 2004·Application pending·0 cites
- 2141US2006259978A1Secure exchange of information in electronic design automation with license-related key generationPIKUS FEDOR G·Filed 2006·Application pending·0 cites
- 2238US2012047479A1Incremental Layout AnalysisPARIS JAMES M·Filed 2008·Application pending·0 cites
- 2337US2011265054A1Design-Rule-Check WaiverFERGUSON JOHN G·Filed 2010·Application pending·0 cites
- 2437US2005015740A1Design for manufacturabilityMENTOR GRAPHICS CORP·Filed 2004·Application pending·0 cites
- 2535US2006069958A1Defect location identification for microdevice manufacturing and testSAWICKI JOSEPH D·Filed 2005·Application pending·0 cites
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →