Inventor · disambiguated record
Jan Van Der Linde
Also filed as: VAN DER LINDE JAN
5 granted patents·243 citations·filing 1992–1995
85Inventor score
Files withSILICONIX INC5
Top patents by PatentIndex Score
5 records- 0191US5468982ATrenched DMOS transistor with channel block at cell trench cornersSILICONIX INC·Filed 1994·Granted Nov 21, 1995·89 cites·21 claims
- 0283US5521409AStructure of power mosfets, including termination structuresSILICONIX INC·Filed 1994·Granted May 28, 1996·47 cites·20 claims
- 0379US5304831ALow on-resistance power MOS technologySILICONIX INC·Filed 1992·Granted Apr 19, 1994·62 cites·21 claims
- 0467US5429964ALow on-resistance power MOS technologySILICONIX INC·Filed 1994·Granted Jul 4, 1995·35 cites·22 claims
- 0542US5750416AMethod of forming a lateral field effect transistor having reduced drain-to-source on-resistanceSILICONIX INC·Filed 1995·Granted May 12, 1998·10 cites·6 claims
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →